

# Evaluating tensor cores

John Carlsson, Cyprien Touron Decourteix  
Department of Computer Science  
University of Salerno  
Italy

**Abstract—** In this paper we evaluate the use of tensor cores in CUDA through experiments to get a better understanding of high performance computing. The goal is to compare the time to calculate a matrix multiplication addition and analyze the impact of tensor cores compared to CPU and GPU usage. Finally we will present the results of the benchmarking and show that utilizing tensor cores provides significant improvements when measuring the computational time.

## I. INTRODUCTION

Over the past decade, the increasing demand for deep learning and AI applications has fueled the need for highly efficient tensor operations. Traditional GPU architectures are powerful but are often limited in their ability to fully exploit the potential of tensor computations due to the reliance on higher-precision floating-point arithmetic. Tensor cores address this limitation by leveraging mixed-precision arithmetic, combining high throughput with reduced precision.

Tensor cores, introduced in NVIDIA's Volta architecture and further enhanced in subsequent architectures such as Turing and Ampere, have revolutionized the performance of tensor computations on GPUs. These specialized hardware units offer significant speedups by providing native support for low-precision tensor operations, specifically matrix multiplications and convolutions. The purpose of this project report is to present an evaluation of tensor cores, exploring their capabilities compared to CPU and GPU based computation.

We aim to evaluate tensor cores using the Matrix Multiplication Accumulate (MMA) with various workloads and compare the results to the CPU and GPU performances.

By conducting this comprehensive evaluation, we aim to provide insights into the capabilities and limitations of tensor cores. Additionally, the findings from this study will contribute to the broader understanding of GPU acceleration techniques for tensor operations and their potential impact on high-performance computing.

### A. Motivation

The MMA operation plays a critical role in accelerating various computational tasks. It involves three matrices and is fundamental within many computational domains, such as deep learning, scientific simulations, and image processing. However, performing MMA efficiently and at scale is difficult due to the intensity of the operation.

The difficulties that arise when trying to implement a fast version of MMA are due to a combination of factors including

memory access patterns, computational intensity, hardware limitations, and optimization trade-offs.

The objective of this paper is to provide valuable insights for optimizing MMA computations and facilitate the adoption of tensor cores as a powerful tool for accelerating MMA operations in comparison to CPU and GPU. Our contributions will be as follows:

- Measure the speedup achieved by tensor cores and explore how performance scales with the size of the matrices.
- Compare the performance of tensor cores with CPU and GPU implementations of MMA using different matrix sizes and precision settings.
- Analyze the impact of data precision on the performance of tensor cores and investigate the trade-offs between accuracy and computation time.
- Provide insights into the limitations and challenges of tensor cores, including memory constraints, data dependencies, and scalability issues.

## II. BACKGROUND

Tensor cores are specialized hardware units introduced in NVIDIA GPUs that are designed to accelerate matrix computations, specifically matrix multiplications and convolutions. They leverage mixed-precision arithmetic, combining high throughput with reduced precision to achieve significant speedups in tensor operations.

The key feature of tensor cores is their ability to perform mixed-precision operations using half-precision floating-point (FP16) data types. By using FP16, tensor cores can process a larger number of elements simultaneously, leading to improved throughput at the cost of accuracy.[1]

Tensor cores operate on 4x4 matrix tiles, performing matrix multiplication and accumulation (MMA) operations. These operations are highly parallel and can be efficiently executed on tensor cores. By exploiting the parallelism of tensor cores and their ability to process multiple elements simultaneously, significant performance gains can be achieved compared to traditional GPU implementations.

The tensor operations are warp size, this means that each tensor instruction must work on the same data within the same warp.

### A. Matrix Multiplication Accumulate (MMA)

Matrix Multiplication Accumulate (MMA) is a key operation in many computational tasks, including deep learning,

scientific simulations, and image processing. It involves three matrices: two input matrices (A and B) and an output matrix (C). The operation computes the matrix product of A and B and accumulates the result into C.

Mathematically, the MMA operation can be defined as follows:

$$D \leftarrow \alpha \cdot A \cdot B + \beta \cdot C$$

where A is an  $m \times k$  matrix, B is a  $k \times N$  matrix, C is an  $m \times N$  matrix, and  $\alpha$  and  $\beta$  are scalar coefficients.

The MMA operation is computationally intensive and can benefit greatly from hardware acceleration. Tensor cores, with their ability to efficiently perform MMA operations, offer a promising solution for accelerating this operation.

### III. CODE

In this section we present the main part of the code. The code shown is the computational part. We show here the CUDA code and the tensor code.

#### A. CPU code

We implement a CPU version of the MMA operation to have a reference to verify our computation results. The CPU code is an implementation of the MMA operation that uses the following optimizations:

- 1) Tiling
- 2) Tarallelisation using OpenMP
- 3) Compiler vectorisation for AVX512 using OpenMP
- 4) Compiler optimization flags

#### B. CUDA code

We implemented multiple versions of the matrix multiplication and addition with CUDA to study the effect of multiple optimizations techniques. For each implementation, the code is heavily simplified to keep the essence. For full code, see appendix.

1) *Basic MMA in CUDA*: The MMA implement in CUDA is very basic as it uses the base formula of a matrix multiplication and addition and assign one thread per each element of the output matrix.[2]

2) *MMA with shared Memory*: This MMA implement uses shared memory to optimize global memory acces count. The multiplication operation is done using tiling with the size of the tile matching the size of the block. For each tile, within a same block, each threads load a single element of the tile to the shared memory.

```
1  __global__ void MMACudaShared(float *out,
2      float *A, float *B, float *c, int n)
3  {
4      sum = c[...];
5      for (tileNum = 0; tileNum < n/TILE_SIZE;
6          tileNum++){
7          a_shared[...] = A[...];
8          b_shared[...] = B[...];
9          __syncthreads();
```

```
10         for (int k = 0; k < TILE_SIZE; k++)
11             {sum += a_shared[...] * b_shared[...];
12             }
13     }
14     out = sum;
15 }
```

3) *Mixed precision MMA*: The CUDA API provides the possibility to work with floating point numbers of half the size of regular 32 bits floats. Mixed computation works with A and B being half precision floats matrices and C and D being float matrices. We made two versions of this MMA Mixed precision operation based on the MMA shared memory implementation. One version convert halves to float before doing the computation to see the effect on bandwidth and the other does the conversion after. We also tried a third implementation using the CUDA FMA instruction but

```
1  __global__ void MMACudaMixedA(float *out,
2      half *A, half *B, float *c, int n)
3  {
4      ...
5      for (int k = 0; k < TILE_SIZE; k++)
6          sum += (float)a_shared[...] *
7              (float)b_shared[...]; }
8  ...
9  }
10  __global__ void MMACudaMixedB(float *out,
11      half *A, half *B, float *c, int n)
12  {
13      ...
14      for (int k = 0; k < TILE_SIZE; k++)
15          sum += (float)(a_shared[...] +
16              b_shared[...]) ; }
17  ...
18  }
```

4) *Thread coarsening Mixed precision MMA*: The space gained in the shared memory is not enough to double the tile size of the shared memory. We wanted to maximize the usage of the shared memory to reduce the amount of time each thread has to wait for the memory to arrive to the shared memory between each operation. This operation is based on Mixed precision implementation. This is done by making the threads working on computing multiple elements of the output matrices (see figure 1). In this case NUMTHREADS is the amount of elements each thread has to compute.

```
1  __global__ void MMACoarsening(float *out,
2      half *A, half *B, float *c, int n)
3  {
4      Out accs[NUMTHREADS];
5      for (subthread = 0; subthread <
6          NUMTHREADS; subthread++)
7          accs[subthread] = c[(row + TILE_SIZE *
8              subthread)*n + col];
```




Fig. 1. Performance Comparison total time with deallocation

```

6   for (tileNum = 0; tileNum < n/TILE_SIZE;
    tileNum++){
7       for (subthread = 0; subthread <
          NUMTHREADS; subthread++){
8           a_shared[subthread][...] = A[...];
9           b_shared[...] = B[...];
10          __syncthreads();
11          for (int k = 0; k < TILE_SIZE; k++)
12              for (subthread = 0; subthread <
                  NUMTHREADS; subthread++){
13                  {accs[subthread]m +=
                    (float)a_shared[subthread][...]
                    * (float)b_shared[...]; }
14          }
15          for (subthread = 0; subthread <
              NUMTHREADS; subthread++){
16              out[...] = accs[subthread];
17          }

```

### C. tensor code

The tensor code is implemented using the WMMA API, Warped matrix multiplication addition, library. We are working in our case with 16x16x16 fragments with a row-major memory layout.

```

1   using namespace wmma
2   __global__ void mat_mul_add_tensor(half *a,
    half *b, float *C, float *d, int N){
3       // Declare the fragments
4       fragment<matrix_a, ...> a_frag;
5       fragment<matrix_b, ...> b_frag;
6       fragment<wmma::accumulator, ..., float>
          c_frag;
7       load_matrix_sync(c_frag, C, N,
          mem_row_major);
8       // Loop over k
9       for (int i = 0; i < N; i += WMMA_K){
10          load_matrix_sync(a_frag, a, N);
11          load_matrix_sync(b_frag, b, N);
12          // Perform the matrix multiplication
13          mma_sync(c_frag, a_frag, b_frag, c_frag);
14      }

```

```

15   store_matrix_sync(d, c_frag, N,
    mem_row_major);
16   }

```

We tried to shared memory and an implementation with the cuBLASs library but we had terrible accuracy results and did not had time to find a solution to fix them.

## IV. EXPERIMENTAL SETUP

In this section, we describe the experimental setup used to evaluate tensor cores and compare their performance with CPU and GPU implementations of MMA. We did a multitude of tests with different parameters to see how performance scale over matrix size.

We used square matrices with the sizes of  $N \times N$  where  $N$  starts at 32 and is doubled up to 8192.

TABLE I  
SIZE OF N

32
64
128
256
512
1024
2048
4096
8192

we conducted single-run comparisons to measure the computation error and then 100 runs to get a better average for time. Each implementation works on the same input matrices that are made of float elements that are initialised with random values between 0 and 1 and are not allocated in an alligned way. The cpu implementation will allign the matrices before the computation and each mixed precision implementation will do a CPU pass do the conversion they need before sending the data to the GPU, these conversions and memory managements are not mesured in the computation measurements, however it is taken in account for the total operation execution time.

### A. Hardware Configuration

The experiments were conducted on a system equipped with an NVIDIA GPU, the NVIDIA Quadro 4000 RTX. The specifics are shown in table II.

TABLE II  
GPU SPECIFICATIONS[3]

GPU Model	NVIDIA Quadro 4000 RTX
CUDA cores	2304
Tensor cores	288
Memory interface	256-bit
CUDA version	11.8
Compute capability	7.5
Shared memory size	64 kb

## B. Software Configuration

The experiments were conducted using the following software tools and frameworks:

- CUDA Toolkit version 11.8
- WMMA
- C++17 compiled with g++ 11.3.0

## C. implementations parameters

Each of our CUDA implementations, except for the thread coarsening one uses threadblocks of  $32 \times 32$ . The thread coarsening version is executed twice with a different value (2 and 3) for NUMTHREADS. This mean that the thread coarsening version will be allocating twice and a third of the amount of threads by the other CUDA implementations. The tensor implementation work block that handle  $4 \times 4$  matrices of  $16 \times 16$  elements, therefore the block size is  $128 \times 4$ .

## D. Benchmarking Methodology

To evaluate the performance of tensor cores, we performed a series of experiments using different matrix sizes and precision settings. For each experiment, we measured the execution time of the MMA operation for CPU, GPU without tensor cores, and GPU with tensor cores implementations.

We varied the matrix sizes from small to large to analyze the impact of matrix dimensions on performance. Additionally, we tested different precision settings, including full precision (FP32) and mixed precision (FP16 and FP32).

To ensure accurate measurements, we repeated each experiment multiple times and calculated the average execution time. We also recorded the peak memory usage during each experiment to analyze the memory requirements of tensor cores.

## V. RESULTS AND ANALYSIS

In this section, we present the results of our experiments and analyze the performance of tensor cores compared to CPU and GPU implementations of MMA.

### A. Performance Comparison

First we look at the relative computational speedup compared to the basic CUDA implementation, in figure 2. We chose to compare to the basic CUDA implementation since the performance is closer to the other implementations and a comparison to CPU would be irrelevant since all of the implementations outscale the CPU by large. We see here that tensor cores without any specific optimization is the fastest implementation for all matrix sizes above  $512 \times 512$ . The CUDA Shared and CUDA Shared 16 are the same implementation but the Shared 16 works with smaller tiles and less memory. There is not a big difference in performance between these two implementations. The CUDA Shared seem to be the faster one. However, on small matrix size, the CUDA Shared 16 seem to be more performant. Mixed Precision implementations does give a little advantage in performance compared to just shared memory. Computing in Float or halves for mixed precision doesn't provide a big performance upgrade

however. So the choice may depend on which results gives the best accuracy. CUDA implementations with thread coarsening ( $32 \times 64$  tiling) represent a huge speedup compared to the simpler CUDA implementations, the CUDA implementation with thread coarsening ( $32 \times 96$  tiling) also improves the performance but, the gap between  $32 \times 64$  is not as big as the gain  $32 \times 64$  offers. Thread coarsening has the goal of saturating the memory bandwidth but has the effect of increasing the register pressure. So the lesser improvement on performance indicate that we have reached the limit. To verify this theory with this implementation we would need to go even higher with the coarsening (for example going to  $32 \times 128$  tiles) to see how it actually scale. We cannot do such a thing on this GPU as this tile size ( $32 \times 96$ ) is the biggest configuration that can fit in the shared memory of each block. Indeed,  $32 \times 96$  uses 4 halves matrices of  $32 \times 32$  in the shared memory of each thread blocks, that is 64kb which is the maximum that the Quarto 4000 RTX have available. Still, the CUDA implementation with thread coarsening ( $32 \times 96$  tiling) is not that far behind from the tensor core implementation, and can even match tensor core speed for a matrix size of  $4096 \times 4096$ . Again, the way we compute with mixed precision doesn't seem to make much difference for each thread coarsening versions.




Fig. 2. Performance Comparison

The second graph shows relative speedup to CPU of the execution of full MMA operation. This include the memory allocation, the memory movement, and for some versions, the conversion of the data from one type to another, required by every mixed precision implementations. (See figure 3) We can see that under a matrix size of  $64 \times 64$ , the CPU implementation is faster than all the others and that it is not until a size of  $256 \times 256$  that every otimplimentaionher implementation beat CPU computation. We can also see that every mixed precision and tensor implementations are the slowest CUDA implementations to run even if they are the fastest to compute. This is probably caused by our method of converting the memory from one type to another. Therefore, these performance upgrade can get completely nullified by the memory management operations it requires.




Fig. 3. Performance Comparison total time with deallocation

### B. Impact of Precision

To look at the precision of our implementations we compare to the CPU how much each value differ in percentage. Then we sum up the values of the error and divide by the number of elements in the matrix size.

$$e_{ij} = \frac{|d_{ij} - d'_{ij}|}{d_{ij}}$$

$$\mu = \frac{1}{n^2} \sum_{i=1}^n \sum_{j=1}^n e_{ij}$$

Where  $d'_{ij}$  is the output of the implementation in the  $i$ -th row and  $j$ -th column of the matrix, and  $n$  is the matrix size.

By looking at the figure 4 we can see that each thread coarsening implementation (32x96) have an exceptionally high error of more than 25% compared to the other implementations under a matrix size of 256x256. For smaller matrices the tiling is just not effective and will overlap and hence cause a big error. This is revealing that our thread coarsening implementation may need some more refinement. The tensor implementation has also a high mean of error of more than 5% on matrices of size 256x256. We also see that the error decreases with size with all of these implementations. This may be attributed to the number used in our testing, which is random floating point numbers between 0 and 1. When conducting a test using only integers, the error is 0.

On the figure 5 we can see that computing in half precision our data gives us a little more impressions, but these impressions decrease over time, and the difference is also not that big considering how small the impression value is.

The results show that using mixed precision (FP16) with tensor cores can provide significant performance improvements compared to full precision (FP32). This is because tensor cores can process a larger number of elements simultaneously in FP16, leading to higher throughput. This accuracy also improves with time for the matrix sizes. Using FP16 then introduces a degree of numerical approximation, affecting the accuracy of the computation. Therefore, the choice of




Fig. 4. Impact of Precision on mixed precision computation and tensor cores Performance




Fig. 5. Impact of Precision on mixed precision computation and tensor cores Performance

computing should be carefully considered based on the specific requirements of the application.

## VI. LIMITATIONS AND CHALLENGES

The main limitations faced in this project was the limited information regarding how to program tensor cores. This led to experimenting with different setups to achieve the fastest computation possible. Another challenge to achieve fast computation for larger matrices with tensors are the fact that the GPU only has 64Kb of memory for each work group. With the tensor, the sum of shared memory is then  $N \times N \times (16 \times 16)$ . Which corresponds to the matrix size, and the byte size of the elements in the A and B matrix. This entails that the largest matrices that can fit this is of 32x32 elements of half precision.

## VII. CONCLUSION

In this paper, we have explored the performance of NVIDIA tensor cores for matrix multiplication and accumulation operations. We conducted experiments to compare the performance of tensor cores with CPU and GPU implementations, considering different matrix sizes and precision settings.

From our result we can see that tensor cores without any optimization have significantly better computational time than the other approaches. It is then our belief that optimizing the tensor core version would further decrease the computational

time. The total time comparison shows that allocation of memory has a significant impact on the time from input to output. Therefore using tensor cores is optimal in problem where the same data is handled continuously, for example in convolutional neural network and image processing. The error decreases with matrix size which can be attributed to the values we are using when testing.

#### REFERENCES

- [1] P. Blanchard, N. J. Higham, F. Lopez, T. Mary, and S. Pranesh, "Mixed precision block fused multiply-add: Error analysis and application to gpu tensor cores," *SIAM Journal on Scientific Computing*, vol. 42, no. 3, 2020.
- [2] Nvidia, "Cuda c++ programming guide," <https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html>, 2007, (Accessed: 03 June 2023).
- [3] —, "Volta Tuning guide," <https://docs.nvidia.com/cuda/volta-tuning-guide/index.html>, 2017, (Accessed: 31 May 2023).