

Migration guide

Migrating from Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM

Use this guide as a guideline when converting source code written for the Renesas HEW toolchain for SH to IAR Embedded Workbench® for ARM.

	Product	Version number
Migrating from	Renesas HEW toolchain for SH (HEW)	V.9.x
Migrating to	IAR Embedded Workbench® for ARM (EWARM)	V 6.x

Migration overview

Migrating an existing project from Renesas HEW for SH requires that you collect information about your current Renesas HEW project and then apply this information to the new IAR Embedded Workbench for ARM project. In addition, you need to make some changes in the actual source code. The information in this document is intended to simplify this process. For a complete list of user guides, see IAR Information Center in the IDE.

Note: Basic introduction to IAR Embedded Workbench and how to work in the IDE can be found in the guide *Getting Started with IAR Embedded Workbench* available in the Information Center. A detailed step-by-step introduction is available in the tutorials, also available in the Information Center

Getting Started with IAR Embedded Workbench®

Converting a Renesas HEW project to an IAR Embedded Workbench project

Both Renesas HEW and IAR Embedded Workbench use *workspaces* for organizing multiple projects. This is useful when you are simultaneously managing several related projects. Workspace files have the filename extension .hws and project files .hwp in Renesas HEW and for IAR Embedded Workbench, the corresponding file name extensions are .eww and .ewp.

The filename extensions of C source, header files and assembler files are .c, .h, and .s respectively, in both Renesas HEW and IAR Embedded Workbench. The object files produced by the compiler or assembler have the filename extension .obj in Renesas HEW and .o in IAR Embedded Workbench.

Create a new project and workspace


Start the IAR Embedded Workbench IDE and create a new workspace by choosing **File>New>Workspace**. Thereafter, create a new project by choosing **Project>Create New Project...**.


Add source files

Add the C source and assembler files from the Renesas HEW project into the new IAR Embedded Workbench project. To add project files, choose **Project>Add Files...**.

Tool settings

To change project settings, choose **Project>Options...** Below is an overview of the most important tool settings where Renesas HEW dialog boxes appear in the left-hand column and the IAR Embedded Workbench counterpart in the right column. Make sure that these settings match.





Note: We recommend that you verify all settings to make sure they match your project needs.

Basic code differences

This table shows some of the basic differences between code written for Renesas HEW and IAR Embedded Workbench® for ARM that you must handle before building your converted project.

Renesas HEW

Initialization code

The following files contain startup code that you normally <u>do</u> <u>not need to migrate</u> as the functionality is covered by the IAR Embedded Workbench® for ARM <code>cstartup.s</code> or in the linker configuration files:

- resetprg.c
 Startup code
- dbsct.c

Data initialization

• shrk c

Configures the MCU heap memory

• intprg.c

Empty interrupt handler functions

• vecttbl.c

Vector table initialization

• vect.h

Vector function definitions.

• sbrk.h

Heapsize

• stacksct.h
Stacksize

Startup code that you normally need to migrate:

HardwareSetup()
 Customized HW initialization

IAR Embedded Workbench

cstartup.s

System startup executed after reset performing data and segment initialization. Part of the runtime library but can be overridden by including this assembler file in your project. You find the file in arm\src\lib\arm.

int __low_level_init(void);

Called from cstartup.s before initializing segments and calling main(). You may include your own version of this routine in you project. Suitable for hardware initialization. This function shall return 1 for the data sections to be initialized, otherwise, 0.

SFR I/O files

The SFR header file is created by the HEW project generator:

Name: iodefine.h

One file per device family located in arm/inc/Renesas

Name: io<device family>.h Example: ior7s721000.h

Interrupt declarations

```
#pragma interrupt func_name (interrupt
specification)
```

Example:

```
#pragma interrupt _timer_a0(vect=12)
void _timer_a0(void)
{
```

For non-Cortex-M:

```
{ __irq | __fiq } [__nested] __arm
void IRQ_Handler(void)
{
     /* Do something */
}
```

Example:

```
__irq __arm void IRQ_Handler(void) {
```

For Cortex-M it's just a regular function:

```
void IRQ_Handler(void)
{
```

Building your project

After successfully converting the Renesas HEW project and considered the basic code differences described above, you will still most likely need to fine-tune parts of the source code so that it follows the IAR Embedded Workbench for ARM syntax.

- 1. Verify that your specific device is selected under **Project>Options>General Options**.
- 2. Choose Project>Make.
- To find the different errors/warnings, press F4 (Next Error/Tag).
 This will shift focus to the location in the source code that generated this error/warning.
- 4. For each error/warning, modify the source code to match the IAR Embedded Workbench for ARM syntax. Note: See the **Reference information** section below for this step.
- 5. After correcting one or more errors/warnings, repeat the procedure.

Note: It is always a good idea to start by correcting the first couple of errors/warnings and then rebuild. This is because errors and warnings later in the source code might just be effects of faulty syntax at the beginning of the source code.

Reference information

Locate a feature in the left-hand column; then you can find the IAR Systems counterpart in the right column. For detailed information about this feature specific to IAR Embedded Workbench, see the relevant documentation. For a complete list of guides, see IAR Information Center in the IDE.

Compiler-specific details

Compiler-specific details			
Renesas SH	IAR Systems		
Programming languages			
C, C++, EC++	Supported programming languages: assembler, C, Embedded C++, Extended Embedded C++, and C++. For C, the C99 standard is default, but C89 can optionally be		
	used. C99 is supported by the library.		
Processor configuration			
- CPU type: SH-1, SH-2, SH-2E, SH-2A, SH2A-FPU, SH2-DSP, SH-3, SH3-DSP, SH-4, SH-4A, SH4AL-DSP	Supported cores: ARM7TDMI, ARM10E, Cortex-M0+, ARM7TDMI-S, ARM1020E, Cortex-M1, ARM710T, ARM1022E, Cortex-Ms1, ARM720T, ARM1026EJ-S, Cortex-M3, ARM740T, ARM1136J, Cortex-M4, ARM7EJ-S, ARM1136J-S, Cortex-M4F, ARM9TDMI, ARM1136JF, Cortex-R4, ARM920T, ARM1136JF-S, Cortex-R4F, ARM922T, ARM1176J, Cortex-R5, ARM940T, ARM1176J-S, Cortex-R5F, ARM9E, ARM1176JF, Cortex-R7, ARM9E-S, ARM1176JF-S, Cortex-R7F, ARM926EJ-S, Cortex-A5, XScale, ARM966E-S, Cortex-A7, XScale-IR7, ARM968E-S, Cortex-A15, ARM946E-S, Cortex-M0		
- Endianess (big or little endian)	- Big or little endian		
- FPU precision	- FPU		
- Change bit field order (left or right)	- Bit order (in bit fields) left or right		
Memory models/Data models/Code models			
None	None		
Overriding default placement of given code/data model			
Segment names for both code and data segments can be modified using the "#pragma section" command.	To place a variable or function in a named section, use: #pragma location="FLASH"		
Absolute placement of variables			
<pre>#pragma ADDRESS variable_name = absolute_address</pre>	no_init char a @0x80;		
	or		
	<pre>#pragma location=0x80no_init const int a;</pre>		
Absolute placement of functions			

<pre>#pragma section P MyFunction void foo(void);</pre>	<pre>void foo(void) @ 0x2000; or void foo(void) @ "MyFunctions" or #pragma location="MyFunctions" void foo(void);</pre>
The section MyFunction must be defined using the linker options.	The section MyFunction must be placed by customizing the linker configuration file. See <i>Customizing the linker configuration file</i> in the development guide. To place a function at a specific location, the section has to be created first in the linker configuration file (.icf). This can be achieved with: place at address Mem:[0] {readonly section MyFunction}; Where the MyFunction section will be placed at address 0 in Mem.
Constants in ROM	
Const unsigned char c_char[] = [0x1234, 0x5678];	const unsigned short constants[] = $\{0x1234, 0x5678\}$

Interrupt functions

#pragma interrupt function_name (interrupt
specification)

Interrupt Specifications

1. Stack switching

sp= variable|constant

Defines the new address for the stack pointer.

2. Trap instruction return

tn=constant

The interrupt exits using a TRAPA instruction.

3. Register bank

resbank

Output of code for saving following registers is suppressed: RO-R14, GBR, MACH, MACL, PR

4. Register bank switching and ${\tt RTS}$ instruction return ${\tt sr_rts}$

The interrupt function exits with the RTS instruction. The code for saving only the registers used in the function is output.

5. Interrupt handling function

bank

When a $sr_jsr()$ intrinsic function is used, code for saving ssr and spc is generated and output of code that saves r0 to r0 is suppressed.

6. RTS instruction return

rts

Interrupt function exits with RTS instruction. Output of code for saving the SSR, SPC, or R0 to R7 is suppressed. Code for saving other registers used in the function is generated.

When compiling source code for Cortex-M, refer to the files cstartup_M.c for function names. To implement an interrupt function just name the new function the same as in cstartup_M.c.

For non-Cortex-M devices the interrupt function must be executed in ARM mode. This can be achieved with #pragma type_attribute=__arm or with the __arm extended keyword.

The __nested keyword modifies the enter and exit code of an interrupt function to allow for nested interrupts.

```
{ __irq | __fiq } [__nested] __arm
void IRQ_Handler(void)
{
    /* Do something */
}
```

Inline assembler

```
#pragma inline_asm
#pragma inline_asm(rot1)
static int rot1 (int a)
{
  ROTL R4
  MOV R4,R0
}
```

asm [volatile](string [assembler-interface]) string can contain one or more valid assembler instructions or data definition assembler directives, separated by \n.

Example:

```
asm("movw ax, sp");
asm("mov a, 0xff");

Example:
int Add(int term1, int term2)
{
  int sum;
  asm("add %2,%1,%0 \n"
  : "=r"(sum)
  : "r"(term1), "r"(term2));
  return sum;
```

}

Renesas SH		IAR Systems
Sizes of integers and floating-point		
8 bits	char	8 bits
32 bits	int	32 bits
16 bits	short	16 bits
32 bits	float	32 bits
32 bits	long	32 bits
64 bits	long long	64 bits
32 bits or 64 bits (depends on FPU	double	64 bits
precision selection)		o i ores
Pragma directives		
#pragma section [<section type="">]</section>	Switches sections.	#pragma section = " <section< td=""></section<>
[<new name="" section="">]</new>	Switches sections.	name>"
<pre>#pragma abs16 <identifier> #pragma abs20 <identifier> #pragma abs28 <identifier> #pragma abs32 <identifier></identifier></identifier></identifier></identifier></pre>	Specifies address range.	_
#pragma stacksize <constant></constant>	Creates a stack section.	Defined in the linker file.
<pre>#pragma interrupt [(]<function name=""> [(<interrupt specification=""> [,])][,][)]</interrupt></function></pre>	Declares an interrupt function.	<pre>#pragma type_attribute={fiq irq swi} void <function> (void) Not for cortex-m.</function></pre>
<pre>#pragma inline [(]<function< pre=""></function<></pre>	Performs inline expansion of a	<pre>#pragma inline[=forced =never]</pre>
<pre>name>[,][)] #pragma noinline [(]<function< pre=""></function<></pre>	function or disables inlining of a	
name>[,][)]	function.	
<pre>#pragma inline_asm [(]<function name=""> [,][)]</function></pre>	Performs inline expansion of an assembly-language function.	_
<pre>#pragma regsave [(]<function< pre=""></function<></pre>	Generates or does not generate	
<pre>name>[,][)] #pragma noregsave [(]<function< pre=""></function<></pre>	save and restore code at the start	#pragma object_attribute=task
<pre>name>[,][)] #pragma noregalloc [(]<function name="">[,][)]</function></pre>	and end of functions.	
<pre>#pragma entry[(]<function name="">[(sp=<constant>)][)]</constant></function></pre>	Creates an entry function.	Done in linker:entry symbol
<pre>#pragma ifunc <function name=""></function></pre>	Suppresses saving and restoring of	-
	the floating-point registers.	
<pre>#pragma tbr[()<function name=""></function></pre>	Calls functions by using TBR	-
[({sn= <section name=""> ov=<offset>})][,][)]</offset></section>	relative addresses.	
<pre>#pragma align4[(]<function< pre=""></function<></pre>	Branch destination addresses in	-
name>= <type>[,][)]</type>	the specified function are placed	
	on 4-byte boundaries.	
<pre>#pragma global_register [(]<variable name="">=<register name="">[,][)]</register></variable></pre>	Allocates global variables to registers.	_
<pre>#pragma gbr_base [(]variable</pre>	Specifies GBR base variables.	-
name[,][)]	_	
<pre>#pragma gbr_base1 [(]variable name[,][)]</pre>		
<pre>#pragma bit_order [{left right}]</pre>	Switches the order of bit assignment.	<pre>#pragma bitfield={reversed default}</pre>
#pragma pack {1 4}	Specifies the boundary alignment	#pragma pack(n)
#pragma unpack	value for structure members and class members.	<pre>#pragma pack() #pragma pack({push pop}[,name] [,n])</pre>
<pre>#pragma address [(]<variable< pre=""></variable<></pre>	Specifies an absolute address for a	#pragma location =
name>= <absolute address=""></absolute>	variable.	{address register NAME}
[,][)]		
Intrinsic functions		

Reads St.	void set_cr(int cr)	Writes to SR.	<pre>voidset_PSP(unsigned long);</pre>
write set_inask (void) Reads interrupt mask bits Cortex-M: _set_PRIMARK void set_prot(void) Reads or Reads or Reads void set_prot(void) Reads or Reads reads reads or Reads r			
Set Set Limsts Cortex-M: _qet_BRIMAGE		Write interrupt mask bits	
void* get_ybr(void* boss) will set_gbr(void* boss) Wiles to ord. wold* get_grevial) Reads ord. Reads ord. Reads ord. Reads a Gra-based byte. """ Reads a Gra-based byte. """ Reads a Gra-based longword. """ Reads a Gra-based longword. """ """ """ """ """ """ """	int get_imask (void)	-	
void set_gor(void* base) void* get_gor(void* base) void* get_gor(void) Reads GSR. Reads GSR. Reads GSR. Reads GSR. Reads a GRR-based byte. void gor	void set_vbr(void* base)	Writes to VBR.	-
Reads GRR.	void* get_vbr(void)	Reads VBR.	-
unsigned char gbr_road_byte(int offset) unsigned short qbr_road_bord(int offset) unsigned char qbr_read_long(int offset) writes a GBR -based word. - """ Writes a GBR -based word """ Writes a GBR -based byte """ Writes a GBR -based word """ Writes a GBR -based byte """ Writes a GBR -based byte """ Writes a GBR -based byte """ ANDs a GBR -based byte """ Writes a GBR -based byte """ ANDs a GBR -based byte """ Writes a GBR -based byte """ """ Writes a GBR -based byte """ """ Writes a GBR -based byte """ """ """ """ """ """ """ """ """ "	void set_gbr(void* base)	Writes to GBR.	-
winsigned short gbr_read_word(int offset) winsigned char gbr_read_long(int offset) winsigned char gbr_read_long(int offset) wind gbr_write_byte(int offset) write_byte(int offset) wind gbr_write_byte(int offset) write_byte(int offs	void* get_gbr(void)	Reads GBR.	-
monigned char gbr_read_long(int offset, writes a GBR -based longword		Reads a GBR-based byte.	-
writes a GER -based byte. writes a GER -based byte. writes a GER -based longword.		Reads a GBR-based word.	-
unsigned char data) void gbr_write_word(int offset, unsigned char data) void gbr_write_long(int offset, unsigned char data) void gbr_write_long(int offset, unsigned char mask) Void sleep(void) Sleep instruction. Tas instruction. Tas instruction. Tas instruction. Taspa (char* addr) Int trapa(char* addr) Int trapa(char* addr) Int trapa(char* addr) Int trapa(char* addr) Void prefetch (void *p) Void prefetch (void *p) Void prefetch (void *p) Void late(long v) Void late(long v) Void late(long v) Void late(long datal, long datal, long datal) Int gdatal, long datal, long dat		Reads a GBR -based longword.	-
unsigned char data) void gbr_write_long(int offset, unsigned char data) void gbr_or_byte(int offset, unsigned char mask) Void sleep(void) Sleep instruction. Tots a GBR -based byte.		Writes a GBR -based byte.	-
unsigned char data) void gbr_and_byte(int offset, unsigned char mask) void gbr_and_byte(int offset, unsigned char mask) void gbr_cor_byte(int offset, unsigned char mask) void gbr_cor_byte(int offset, unsigned char mask) void gbr_xor_byte(int offset, unsigned char mask) Int gbr_tst_byte(int offset, unsigned char mask) Void sleep(void) Int tag(char addr) Int tag(char addr) Int trapa(char addr) Int address trapa(char add	<pre>void gbr_write_word(int offset, unsigned char data)</pre>	Writes a GBR -based word.	-
unsigned char mask) Void gbr_or_byte(int offset, unsigned char mask) Void gbr_xor_byte(int offset, unsigned char mask) NORs a GBR -based byte.		Writes a GBR -based longword.	_
unsigned char mask) void gbr_xor_byte(int offset, unsigned char mask) Int qbr_tst_byte(int offset, unsigned char mask) Void sleep(void) Sleep instruction. Void _MFE(void) Void sleep(void) Int tas(char* addr) Int trapa(char* addr) Int trapa(char* addr) Int trapa, svc (int trap_no, int code, typel paral, type2 para2, type3 para3, type4 para4) void prefetch (void *p) void trace(long v) Void ldtlb(void) Void nop(void) Int das(ldtlb(void) Void ldtlb(void) Void nop(void) Int das(ldtlb(void) Void ldtlb(void) Void nop(void) Int macw(short *pril, short *pril, short *pril, unsigned int count, unsigned int mask) Int macl(int *pril, int *pril, int *pril, unsigned int count, unsigned int mask) Int macl(int *pril, int *pril, unsigned int count, unsigned int mask) Int macl(int *pril, int *pril, int *pril, unsigned int count, unsigned int count, unsigned int count, unsigned int count, unsigned int mask) Int macl(int *pril, int *pril, unsigned int count, unsig			-
unsigned char mask) Tests a GBR - based byte. — Void sleep(void) Sleep instruction. void _WFE(void) void _WFI(void) Int tas(char* addr) TAS instruction. — Int trapa(char* addr) TRAPA instruction. — Int trapa(char* addr) TRAPA instruction. — Int trapa(char* addr) TRAPA instruction. — Void prefetch (void *p) PREF instruction. — Void prefetch (void *p) PREF instruction. — Void trace(long v) TRACE instruction. — Void and po(void) NOP instruction. — Void and po(void) NOP instruction. — Void and po(void) NOP instruction. — Unsigned long datal, long datal, long datal, long datal, long datal, unsigned for a signed 64-bit multiplication. — Unsigned long dmuls_f(long datal) Lower 32 bits of the numbers for an unsigned 64-bit multiplication. — Unsigned short swapb (unsigned long data) SWAP.B instruction. — Unsigned long swapw (unsigned long data) SWAP.B instruction. — Unsigned long end_cnvl (unsigned long data)		,	-
Noid sleep(void) Sleep instruction.		XORs a GBR -based byte.	-
Int tas(char* addr) Int trapa(char* addr) Int trapa(char* addr) Int trapa svc (int trap_no, int code, typel para1, type2 para2, type3 para4, type3 para4) void prefetch (void *p) PREF instruction.		Tests a GBR -based byte.	_
Int trapa(char* addr) Int trapa(char* addr) Int trapa_syc (int trap no, int code, type1 paral, type2 para2, type4 para1) Void prefetch (void *p) Void trace(long v) Void dtlb(void) Void dtlb(void) Int mapa deata2) Upper 32 bits of the numbers for a signed 64-bit multiplication. Upper 32 bits of the numbers for a signed 64-bit multiplication. Upper 32 bits of the numbers for a signed 64-bit multiplication. Upper 32 bits of the numbers for a signed 64-bit multiplication. Upper 32 bits of the numbers for a signed 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 1 long data2) Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit multiplication. Upper 32 bits of the numbers for an unsigned 64-bit mul	Void sleep(void)	Sleep instruction.	
int trapa_svc (int trap_no, int code, typel paral, type2 para2, type4 para4) void prefetch (void *p)	Int tas(char* addr)	TAS instruction.	_
code, type1 paral, type2 para2, type3 para3, type4 para4) void prefetch (void *p) PREF instruction. void trace(long v) TRACE instruction. void doltlb(void) LDTLB instruction. void nop(void) NOP instruction. unsigned long data1, long data2) Signed 64-bit multiplication. unsigned long dmulu_h(unsigned long data1, unsigned long data2) Upper 32 bits of the numbers for a signed 64-bit multiplication. unsigned long dmulu_h(unsigned long data2) Upper 32 bits of the numbers for an unsigned short swapb(unsigned long data2) unsigned long swapw(unsigned SWAP.B instruction. unsigned long end_cnvl(unsigned long data) unsigned long end_cnvl(unsigned long data) unsigned long swapw(unsigned long data) unsigned long end_cnvl(unsigned long data) unsigned long swapw(unsigned long data) unsigned long end_cnvl(unsigned long data) int macw(short *ptrl, short *ptr2, unsigned int count, unsigned int count, unsigned int count) int macl(short *ptrl, int *ptr2, unsigned int count) int macl(int *ptrl, int *ptr2, unsigned int count) int macl(int *ptrl, int *ptr2, unsigned int count, unsigned int coun	Int trapa(char* addr)	TRAPA instruction.	_
void trace(long v) void ldtlb(void) LDTLB instruction. void nop(void) long dmuls_h(long datal, long data2) unsigned long dmuls_l(long data2) unsigned long dmulu_h(unsigned long data1, unsigned long data2) unsigned long dmulu_h(unsigned long data1, unsigned long data2) unsigned short swapb(unsigned short data) unsigned long swapw(unsigned long data) unsigned long swapw(unsigned long data) unsigned long swapw(unsigned long data) unsigned long swapw(unsigned short syapb (unsigned long data) unsigned long swapw(unsigned long data) unsigned long end_cnvl(unsigned long data) int macw(short *ptrl, short *ptr2, unsigned int count, unsigned int mask) MAC.W instruction. MAC.W instruction.	code, type1 para1, type2 para2,	OS system call.	-
void ldtlb(void) void nop(void) long dmuls_h(long data1, long data2) unsigned long dmuls_l (long data1, long data1, long data1, long data2) unsigned long dmuls_l (long data1, long data1, long data2) unsigned long dmulu_h(unsigned long data2) unsigned long dmulu_l(unsigned long data1, unsigned long data1, unsigned long data2) unsigned long dmulu_l(unsigned long data2) unsigned short swapb(unsigned short data) unsigned long swapw(unsigned long data) unsigned long end_cnvl(unsigned long data) int macw(short *ptrl, short *ptr2, unsigned int count) int macwl(short *ptrl, short *ptr2, unsigned int count, unsigned int count, unsigned int mask) int macl(int *ptrl, int *ptr2, unsigned int count, unsigned int	void prefetch (void *p)	PREF instruction.	-
void nop(void) NOP instruction. voidno_operation(void) long dmuls_h(long data1, long data2) Upper 32 bits of the numbers for a signed 64-bit multiplication. - unsigned long dmuls_l(long data1, long data1, long data2) Lower 32 bits of the numbers for a signed 64-bit multiplication. - unsigned long dmulu_h(unsigned long data2) Upper 32 bits of the numbers for an unsigned 64-bit multiplication. - unsigned long dmulu_l(unsigned long data2) Lower 32 bits of the numbers for an unsigned 64-bit multiplication. - unsigned short swapb(unsigned short data) SWAP.B instruction. - unsigned long swapw(unsigned long data) SWAP.B instruction. - unsigned long end_cnvl(unsigned long data) SWAP.B instruction. - unsigned long end_cnvl(unsigned long data) Reverses the byte order inside 4-byte data. unsigned longREV(unsigned long); int macw(short *ptrl, short *ptr2, unsigned int count) MAC.W instruction. - int macwl(short *ptrl, short *ptr2, unsigned int count, unsigned int count) MAC.W instruction. - int macl(int *ptrl, int *ptr2, unsigned int count, unsigned long data count in the count interpretable count in the c	void trace(long v)	TRACE instruction.	-
long dmuls_h(long data1, long data2) unsigned long dmuls_l(long data2) unsigned long dmuls_l(long data2) unsigned long dmulu_h(unsigned long data2) unsigned long dmulu_h(unsigned long data2) unsigned long dmulu_l(unsigned long data2) unsigned long dmulu_l(unsigned long data2) unsigned long dmulu_l(unsigned long data2) unsigned short swapb(unsigned short data) unsigned long swapw(unsigned long data2) unsigned long swapw(unsigned long data) unsigned long swapw(unsigned long data) unsigned long end_cnvl(unsigned long data) unsigned long end_cnvl(unsigned long data) unsigned long end_cnvl(unsigned long data) int macw(short *ptrl, short *ptr2, unsigned int count) int macwl(short *ptrl, short *ptr2, unsigned int count, unsigned int mask) int macl(int *ptr1, int *ptr2, unsigned int count, unsigned int mask) Upper 32 bits of the numbers for a signed 64-bit multiplication. Lower 32 bits of the numbers for an unsigned of the numbe	void ldtlb(void)	LDTLB instruction.	-
signed 64-bit multiplication. unsigned long dmuls_1(long data2) unsigned long dmulu_h(unsigned long data1, unsigned long data2) unsigned long dmulu_h(unsigned long data2) unsigned long dmulu_l(unsigned long data2) unsigned long dmulu_l(unsigned long data2) unsigned short swapb(unsigned short data) unsigned long swapw(unsigned long data2) unsigned long swapw(unsigned long data) unsigned long swapw(unsigned long data) unsigned long end_cnvl(unsigned long data) unsigned long end_cnvl(unsigned long data) unsigned long end_cnvl(unsigned long data) int macw(short *ptrl, short *ptr2, unsigned int count) int macw(short *ptrl, short *ptr2, unsigned int count, unsigned int count uns	void nop(void)	NOP instruction.	voidno_operation(void)
datal, long data2) unsigned long dmulu_h(unsigned long data1, unsigned long data1, unsigned long data2) unsigned long dmulu_l(unsigned long data2) unsigned long dmulu_l(unsigned long data2) unsigned short swapb(unsigned short data) unsigned long swapw(unsigned long data2) unsigned long swapw(unsigned long data) unsigned long end_cnvl(unsigned long data) int macw(short *ptrl, short *ptr2, unsigned int count) int macwl(short *ptr1, short *ptr2, unsigned int count, unsigned int mask) int macl(int *ptr1, int *ptr2, unsigned int count) int macll(int *ptr1, int *ptr2, unsigned int count, unsigned int mask) signed 64-bit multiplication. Lower 32 bits of the numbers for an unsigned 4-bit multiplication. - Reverses the byte order inside 4-byte unsigned longREV(unsigned long); macl (int *ptrl, short *ptrl, short *ptrl, was instruction. - MAC.W instruction. - MAC.L instruction. - MAC.L instruction. - MAC.L instruction. - - - MAC.L instruction. - - - - - - - - - - - - -		**	-
Upper 32 bits of the numbers for an unsigned long data1, unsigned long data2) unsigned long dmulu_l(unsigned long data2) unsigned short swapb(unsigned short data) unsigned long swapw(unsigned long data2) unsigned long swapw(unsigned long data) unsigned long swapw(unsigned long data) unsigned long swapw(unsigned long data) unsigned long end_cnvl(unsigned long with instruction. Reverses the byte order inside 4-byte data. int macw(short *ptrl, short *ptr2, unsigned int count) int macwl(short *ptrl, short *ptr2, unsigned int count, unsigned int mask) MAC.W instruction. MAC.W instruction. MAC.W instruction.	unsigned long dmuls_1(long	Lower 32 bits of the numbers for a	-
<pre>long datal, unsigned long data2) unsigned 64-bit multiplication. Lower 32 bits of the numbers for an unsigned 64-bit multiplication. Lower 32 bits of the numbers for an unsigned 64-bit multiplication. SWAP.B instruction. SWAP.B instruction. </pre>	data1, long data2)	signed 64-bit multiplication.	
unsigned long dmulu_l(unsigned long data2) Lower 32 bits of the numbers for an unsigned short swapb(unsigned short data) Unsigned long swapw(unsigned long data) Unsigned long swapw(unsigned long data) Unsigned long swapw(unsigned long data) Unsigned long end_cnvl(unsigned long data) Exercises the byte order inside 4-byte data. Int macw(short *ptrl, short *ptr2, unsigned int count) Int macwl(short *ptrl, short *ptr2, unsigned int count, unsigned int mask) Int macl(int *ptrl, int *ptr2, unsigned int count) Int macl(int *ptrl, int *ptr2, unsigned int count, unsigne		Upper 32 bits of the numbers for an	-
<pre>long data1, unsigned long data2) unsigned 64-bit multiplication. unsigned short swapb(unsigned short data) unsigned long swapw(unsigned long data) unsigned long end_cnvl(unsigned long data) unsigned long end_cnvl(unsigned long data) Reverses the byte order inside 4-byte data. int macw(short *ptr1, short *ptr2, unsigned int count) int macwl(short *ptr1, short *ptr2, unsigned int count, unsigned int count, unsigned int count) int macl(int *ptr1, int *ptr2, unsigned int count, unsigned unsigned</pre>	long data1,unsigned long data2)	unsigned 64-bit multiplication.	
unsigned long swapw(unsigned long data) unsigned long end_cnvl(unsigned long data) Exercises the byte order inside 4-byte data. Int macw(short *ptrl, short *ptr2, unsigned int count) Int macwl(short *ptrl, short *ptr2, unsigned int count, unsigned int mask) Int macl(int *ptr1, int *ptr2, unsigned int count, unsigned int count) Int macl(int *ptr1, int *ptr2, unsigned int count, unsigned int count) Int macl(int *ptr1, int *ptr2, unsigned int count) Int macl(int *ptr1, int *ptr2, unsigned int count) Int macl(int *ptr1, int *ptr2, unsigned int count, unsigned int count, unsigned int count, unsigned int mask) Int macl(int *ptr1, int *ptr2, unsigned int count, unsigned int mask) Int macl(int *ptr1, int *ptr2, unsigned int count, unsigned int mask) Int mackl(int *ptr1, int *ptr2, unsigned int count, unsigned int mask)			-
<pre>long data) unsigned long end_cnvl(unsigned long data) int macw(short *ptrl, short *ptr2, unsigned int count) int macwl(short *ptrl, short *ptr2, unsigned int count, unsigned int mack) int macl(int *ptrl, int *ptr2, unsigned int count) int macl(int *ptrl, int *ptr2, unsigned int count, unsigned int count) int macll(int *ptrl, int *ptr2, unsigned int count, unsigned int count, unsigned int count, unsigned int mask)</pre> MAC.L instruction.		SWAP.B instruction.	-
long data) data. int macw(short *ptrl, short *ptr2, unsigned int count) int macwl(short *ptrl, short *ptr2, unsigned int count, unsigned int mack) int macl(int *ptr1, int *ptr2, unsigned int count) int macl(int *ptr1, int *ptr2, unsigned int count) int macll(int *ptr1, int *ptr2, unsigned int count) int macll(int *ptr1, int *ptr2, unsigned int count, unsigned int count, unsigned int mask) MAC.L instruction. - MAC.L instruction. - - - - - - - - - - - - -		SWAP.W instruction.	-
int macw(short *ptrl, short *ptr2, unsigned int count) int macwl(short *ptrl, short *ptr2, unsigned int count, unsigned int mask) int macl(int *ptr1, int *ptr2, unsigned int count) int macl(int *ptr1, int *ptr2, unsigned int count) int macll(int *ptr1, int *ptr2, unsigned int count) MAC.L instruction. - unsigned int count, unsigned int mask)		•	
*ptr2, unsigned int count, unsigned int mask) int macl(int *ptr1, int *ptr2, unsigned int count) int macll(int *ptr1, int *ptr2, unsigned int count, unsigned int count, unsigned int mask) MAC.L instruction. - - - - - - - - - - - - -		MAC.W instruction.	-
<pre>int macll(int *ptr1, int *ptr2, unsigned int count, unsigned int mask)</pre> MAC.L instruction. -	*ptr2, unsigned int count,	MAC.W instruction.	-
unsigned int count, unsigned int mask)		MAC.L instruction.	-
void set_fpscr(int cr) Sets FPSCRset_FPSCR	unsigned int count, unsigned	MAC.L instruction.	-
	<pre>void set_fpscr(int cr)</pre>	Sets FPSCR.	set_FPSCR

int get_fpscr(void)	Gets FPSCR.	get_FPSCR
float fipr(float vect1[4],	FIPR instruction.	Can be reproduced with SIMD intrinsics.
float vect2[4])		
		Example: Load the two vectors with vldlq_f32.
		Multiply with: vmulq_f32. Store it back
		to memory with vst1q_f32. Add the
		floats together.
<pre>void ftrv(float vec1[4],float vec2[4])</pre>	FTRV instruction.	Can be reproduced with SIMD intrinsics.
		Load the 4x4 matrix with vld1
		instructions. Load column by column.
		Use vmla to multiply.
		Example using floats:
		<pre>vect3 = vmlaq_f32(vect1,</pre>
		<pre>mat_col_1) vect3 = vmlaq_f32(vect1,</pre>
		mat_col_2)
		<pre>vect3 = vmlaq_f32(vect1, mat_col_3)</pre>
		<pre>vect3 = vmlaq_f32(vect1,</pre>
void ftrvadd(float	Transforms a 4-dimensional vector	mat_col_4) Can be reproduced with SIMD intrinsics.
vec1[4],float vec2[4], float	by 4×4 matrix, and adds the result to	Same as for FTRV but add:
vec3[4])	a 4-dimensional vector.	<pre>vect3 = vaddq_f32(vect3, vect2)</pre>
void ftrvsub(float	Transforms a 4-dimensional vector	Can be reproduced with SIMD intrinsics.
vec1[4],float vec2[4], float vec3[4])	by 4×4 matrix, and subtracts a 4-	Same as FTRV but add:
	dimensional vector from the result.	<pre>vect3 = vsubq_f32(vect3, vect2)</pre>
<pre>void add4(float vec1[4],float vec2[4], float vec3[4])</pre>	Performs addition of 4-dimension vectors.	Can be reproduced with SIMD intrinsics. float32x4_t
		<pre>vaddq_f32(float32x4_t, float32x4)</pre>
<pre>void sub4(float vec1[4],float vec2[4], float vec3[4])</pre>	Performs subtraction of 4-dimension	Can be reproduced with SIMD intrinsics.
vec2[4], 110at vec3[4])	vectors.	float32x4_t vaddq_f32(float32x4_t, float32x4)
<pre>void mtrx4mul(float mat1[4][4],</pre>	Performs multiplication of 4×4	Can be reproduced with SIMD intrinsics.
float mat2[4][4])	matrices.	Example of one row:
		Use vld1 for loading into the SIMD
		registers and vst1 to save back to RAM.
		row1 = vmulq_n_f32(mat_2_row1,
		vgetq_lane_f32(mat_1_row1, 0));
		<pre>row1 = vmlaq_n_f32(row1, mat_2_row2,</pre>
		<pre>vgetq_lane_f32(mat_1_row1, 1));</pre>
		<pre>row1 = vmlaq_n_f32(row1, mat_2_row3,</pre>
		vgetq_lane_f32(mat_1_row1, 2));
		<pre>row1 = vmlaq_n_f32(row1, mat_2_row4,</pre>
		<pre>vgetq_lane_f32(mat_1_row1, 3));</pre>
		For more SIMD intrinsic functions, see
		arm_neon.h found in the \arm\inc\c folder.
void mtrx4muladd(float	Performs multiplication and addition	Can be reproduced with SIMD intrinsics.
mat1[4][4], float mat2[4][4],float mat3[4][4])	of 4×4 matrices.	-
<pre>void mtrx4mulsub(float mat1[4][4], float</pre>	Performs multiplication and subtraction of 4×4 matrices.	Can be reproduced with SIMD intrinsics.
mat2[4][4],float mat3[4][4])		float32x4_t vld1q_f32(float32_t
void ld_ext(float mat[4][4])	Loads mat (4×4 matrix) to the	rioacszzi-c viuiq_isz(lioacsz_t

invad_pdmsb_lf(longf) ked data if Exad_pdmsb_la (longscoum bit)if Exad_pdmsb_la (longscoum bit).		extension register.	*) load 4 floats into SIMD registers.
fixed data Computes the absolute value. -	<pre>void st_ext(float mat[4][4]</pre>		float32x4) store content of 4 floats32_t
accum_datajfixed pdmab_lf(longfixed data)		Computes the absolute value.	
ibit). Detects the MSB. Fixed pdmsb_lat(long_acoum Detects the MSB. -	longaccum pabs_la (longaccum data)	Computes the absolute value.	-
Shifts data arithmetically. Shifts operators << and >> will be translated to appropriate shifting instruction.		· ·	-
Shifts data, int count Shifts data arithmetically. Shift operators < and >> will be translated to appropriate shifting instruction.		Detects the MSB.	-
Longaccum psha_la (Longaccum data, int count)		Shifts data arithmetically.	1
fixed rndtof (long _fixed data)	longaccum psha_la (longaccum data,int count)	Shifts data arithmetically.	Shift operators << and >> will be translated
International Copies a bit pattern. -		Rounds data.	-
long_ss_lfixed(long data) Copies a bit pattern. -		Rounds data.	
fixed atalay void set_circ_x (_X _ circ fixed array[], size_t size) void set_circ_y (_Y _ circ fixed array[], size_t size) void set_circ_y (_Y _ circ fixed array[], size_t size) void set_circ_void) void set_circ(void) void set_cs(unsigned int mode) Specifies modulo addressing		Copies a bit pattern.	-
fixed array[], size_t size) void set_circ_y(_Ycircfixed array[], size_t size) void clr_circ(void)		Copies a bit pattern.	-
	<pre>void set_circ_x (Xcircfixed array[], size_t size)</pre>		-
void set_cs (unsigned int mode) void fsca (long angle, float *sinv, float *cosv) float fsrra(float data) Computes the sine and cosine values. Computes the inverse of the square root. void icbi (void *p) Invalidates the instruction cache block. void ocbi (void *p) Viries back the cache block. void ocbwb(void *p) Viries back the cache block. Void orbi (void *p) Viries back the cache block. Void orbi (void *p) Viries back the cache block. Void synco(void) Frefetches instructions into the instruction cache. Void synco(void) Frefets to the T bit. Computes the inverse of the square root. Void orbi (void *p) Viries back the cache block. Void orbi (void *p) Viries back the cache block. Void orbi (void *p) Void synco(void) Frefetches instructions into the instruction cache. Void synco(void) Frefetches instructions into the instruction cache. Void orbi (void) Computes the inverse of the square root. Void synco(void *p) Computes the inverse of the square root. Void synco(void *p) Void synco(void *p) Void clart (void) Clears the T bit. Depending on cpu mode and core the corresponding bit can be read with: voidset_CPSR(void); unsigned longget_CPSR(void); unsigned longget_CPSR(void); unsigned longget_CPSR(void); voidset_CPSR(unsigned long); voidset_CPSR(unsigned long); voidset_CPSR(unsigned long); voidset_CPSR(unsigned long); voidset_CONTROL (unsigned long); voi	<pre>void set_circ_y (Ycircfixed array[], size_t size)</pre>	Specifies modulo addressing.	-
register). Computes the sine and cosine values. *sinv, float *cosv) float fsrra(float data) Computes the inverse of the square root. Void icbi (void *p) Invalidates the instruction cache block. Void ocbi (void *p) Void ocbp(void *p) Void ocbp(void *p) Void ocbw(void *p) Void prefi (void *p) Void prefi (void *p) Void synco(void) Invalidates the cache block. - Void ocbw(void *p) Void prefi (void *p) Void prefi (void *p) Void synco(void) Void synco(void) Void synco(void) Void void void Refers to the T bit. Void octr(void) Void clrt(void) Void clrt(void) Void sett(void) V	void clr_circ(void)		-
*sinv, float *cosv) float fsrra(float data) Computes the inverse of the square root. void icbi(void *p) Invalidates the instruction cache block. void ocbi(void *p) Purges the cache block. void ocbwb(void *p) Vrites back the cache block. void prefi(void *p) Prefetches instructions into the instruction cache. void synco(void) Synchronize data operation. Pefers to the T bit. Depending on cpu mode and core the corresponding bit can be read with: unsigned long _get_PFSCR(void); unsigned _get_PFSCR(void);	<pre>void set_cs(unsigned int mode)</pre>	_	-
root. void icbi(void *p)		Computes the sine and cosine values.	-
block. void ocbi(void *p)	float fsrra(float data)	1 .	-
Purges the cache block. -	void icbi(void *p)		-
void ocbwb(void *p) Writes back the cache block. - void prefi(void *p) Prefetches instructions into the instruction cache. - void synco(void) Synchronize data operation. - int movt(void) Refers to the T bit. Depending on cpu mode and core the corresponding bit can be read with: unsigned longget_TPSCR(void); unsigned longget_TPSCR(void); unsigned longget_CPSR(void); unsigned longget_CPSR(void); unsigned longget_CONTROL(void); void clrt(void) Clears the T bit. - void sett(void) Sets the T bit. - voidset_FPSCR(unsigned long); voidset_CPSR(unsigned long); voidset_CPSR(unsigned long); voidset_CPSR(unsigned long); voidset_CPSR(unsigned long); voidset_CONTROL(unsigned long); long datal, unsigned long datal, long sets the carry to the T bit. -	void ocbi(void *p)	Invalidates the cache block.	-
Prefetches instructions into the instruction cache.	void ocbp(void *p)		-
instruction cache. Void synco(void) Synchronize data operation. int movt(void) Refers to the T bit. Depending on cpu mode and core the corresponding bit can be read with: unsigned longget_FPSCR(void); unsigned longget_IPSR(void); unsigned longget_CPSR(void); unsigned longget_PSR(void); unsigned longget_PSR(void); unsigned longget_PSR(void); unsigned longget_CONTROL(void); Void clrt(void) Clears the T bit. Depending on cpu mode and core the corresponding bit can be read with: voidset_FPSCR(unsigned long); voidset_CPSR(unsigned long); voidset_CPSR(unsigned long); voidset_CPSR(unsigned long); voidset_CONTROL(unsigned long); unsigned long xtrct(unsigned long datal, unsigned long data2) Adds two values and the T bit, and sets the carry to the T bit.	void ocbwb(void *p)		-
Int movt (void) Refers to the T bit. Depending on cpu mode and core the corresponding bit can be read with: unsigned longget_FPSCR(void); unsigned longget_IPSR(void); unsigned longget_CPSR(void); unsigned longget_PSR(void); unsigned longget_CPSR(void); unsigned longget_CONTROL(void); void clrt(void) Clears the T bit. Depending on cpu mode and core the corresponding bit can be read with: voidset_FPSCR(unsigned long); voidset_CPSR(unsigned long); voidset_CPSR(unsigned long); voidset_CPSR(unsigned long); voidset_CONTROL(unsigned long); unsigned long xtrct(unsigned long data1, unsigned long data2) Adds two values and the T bit, and sets the carry to the T bit.	<pre>void prefi(void *p)</pre>		-
corresponding bit can be read with: unsigned longget_FPSCR(void); unsigned longget_IPSR(void); unsigned longget_CPSR(void); unsigned longget_PSR(void); unsigned longget_CPSR(void); unsigned longget_CONTROL(void); void clrt(void) Clears the T bit. Depending on cpu mode and core the corresponding bit can be read with: voidset_FPSCR(unsigned long); voidset_CPSR(unsigned long); voidset_CPSR(unsigned long); voidset_CPSR(unsigned long); voidset_CONTROL(unsigned long); unsigned long xtrct(unsigned long data1, unsigned long data2) Extracts middle 32 bits from contiguous 64 bits. Adds two values and the T bit, and sets the carry to the T bit.	void synco(void)	1	-
void sett (void) Sets the T bit. Depending on cpu mode and core the corresponding bit can be read with: voidset_FPSCR (unsigned long); voidset_CPSR (unsigned long); voidset_CONTROL (unsigned long); Adds two values and the T bit, and sets the carry to the T bit.	int movt(void)	Refers to the T bit.	corresponding bit can be read with: unsigned longget_FPSCR(void); unsigned longget_IPSR(void); unsigned longget_CPSR(void); unsigned longget_PSR(void); unsigned long
corresponding bit can be read with: voidset_FPSCR(unsigned long); voidset_CPSR(unsigned long); voidset_CONTROL(unsigned long); unsigned long xtrct(unsigned long data1, unsigned long contiguous 64 bits. Corresponding bit can be read with: voidset_CPSR(unsigned long); voidset_CONTROL(unsigned long); - contiguous 64 bits. Corresponding bit can be read with: voidset_FPSCR(unsigned long); voidset_CONTROL(unsigned long); - contiguous 64 bits. Corresponding bit can be read with: voidset_CPSR(unsigned long); voidset_CONTROL(unsigned long); - contiguous 64 bits. Corresponding bit can be read with: voidset_CPSR(unsigned long); voidset_CONTROL(unsigned long); Corresponding bit can be read with: voidset_CPSR(unsigned long); voidset_CONTROL(unsigned long); Corresponding bit can be read with: voidset_CPSR(unsigned long); Corresponding bit can be read with: Corresponding bit can be read with: Corresponding bit can be read with: Corresponding bit can be read with: Corresponding bit can be read with: Corresponding bit can be read with: Corresponding bit can be read with: Corresponding bit can be read with: Corresponding bit can be read with: Corresponding bit can be read with: Corresponding bit can be read with: Corresponding bit can be read wit	void clrt(void)	Clears the T bit.	
unsigned long xtrct (unsigned long datal, unsigned long datal, unsigned long datal) Extracts middle 32 bits from contiguous 64 bits. Long addc (long datal, long datal, long datal) Adds two values and the T bit, and sets the carry to the T bit.	void sett(void)	Sets the T bit.	<pre>corresponding bit can be read with: voidset_FPSCR(unsigned long); voidset_CPSR(unsigned long); voidset_CONTROL(unsigned</pre>
long addc (long data1, long data2) Adds two values and the T bit, and sets the carry to the T bit.	long data1, unsigned long		_
	long addc(long datal, long		_
int ovt addc(long datal, long Adds two values and the T bit, and =	int ovf_addc(long data1, long	Adds two values and the T bit, and	_

data2)	refers to the carry.	
long addv(long datal, long	Adds two values, and sets the carry	-
data2)	to the T bit.	
<pre>int ovf_addv(long data1, long data2)</pre>	Adds two values, and refers to the carry.	-
long subc(long datal, long	Subtracts data2 and the T bit from	-
data2)	data1, and sets the borrow to T bit.	
int unf_subc(long data1, long	Subtracts data2 and the T bit from	-
data2)	data1, and refers to the borrow.	
long subv(long data1, long	Subtracts data2 from data1, and sets	-
data2)	the borrow to the T bit.	
<pre>int unf_subv(long data1, long data2)</pre>	Subtracts data2 from data1, and	_
uacaz)	refers to the borrow.	
long negc(long data)	Subtracts data and the T bit from 0,	_
	and sets the borrow to the T bit.	
unsigned long div1(unsigned long data1, unsigned long	Performs division data1/data2 for	_
data2)	one step, and sets the result to the T bit.	
<pre>int div0s(long data1, long data2)</pre>	Performs initial settings for signed division data1/data2, and refers to	_
	the T bit.	
void div0u(void)	Performs initial settings for unsigned	_
void divou(void)	division.	_
unsigned long rotl(unsigned	Rotates data to left by one bit, and	_
long data)	sets the bit pushed out of the operand	
	to the T bit.	
unsigned long rotr(unsigned	Rotates data to right by one bit, and	_
long data)	sets the bit pushed out of the operand	
	to the T bit.	
unsigned long rotcl(unsigned	Rotates data including the T bit to	-
long data)	left by one bit, and sets the bit	
	pushed out of the operand to the $\ensuremath{\mathbb{T}}$	
	bit.	
unsigned long rotcr(unsigned long data)	Rotates data including the T bit to	_
Tong data)	right by one bit, and sets the bit	
	pushed out of the operand to the T	
	bit. Shifts data to left by one bit, and sets	
unsigned long shll(unsigned long data)	the bit pushed out of the operand to	_
	the T bit.	
unsigned long shlr(unsigned	Shifts data logically to right by one	_
long data)	bit, and sets the bit pushed out of the	
	operand to the T bit.	
long shar(long data)	Shifts data arithmetically to right by	-
- · · · · · · · · · · · · · · · · · · ·	one bit, and sets the bit pushed out of	
	the operand to the T bit.	
long clipsb(long data)	Performs signed saturation operation	
	for 1-byte data.	
long clipsw(long data)	Performs signed saturation operation	-
	for 2-byte data.	
unsigned long clipub(unsigned long data)	Performs unsigned saturation operation for 1-byte data.	_
unsigned long clipuw(unsigned long data)	Performs unsigned saturation operation for 2-byte data.	unsigned longUSAT16(unsigned long, unsigned long);
<pre>void set_tbr(void *data)</pre>	Sets data to TBR.	_
void *get_tbr(void)	Refers to TBR value.	_
void sr_jsr(void *func, int	Clears the RB and BL bits of SR to 0,	_
imask);	sets the imask value in the I0 to I3	

	bits of SR, and calls the func	
	function.	
	Sets 1 to the specified bit (bit_num)	_
void bset(unsigned char *addr, unsigned	of the specified address (addr).	_
char bit_num);	of the specified address (addr).	
void bclr(unsigned char *addr,	Sets 0 to the specified bit (bit_num)	-
unsigned	of the specified address (addr).	
char bit_num);	Sets the value of bit [1]	
<pre>void bcopy(unsigned char *from_addr, unsigned char</pre>	(from_bit_num) of address [1]	_
from_bit_num, unsigned char	(from_bit_num) to bit T and bit [2]	
<pre>*to_addr, unsigned char to_bit_num);</pre>	(to_bit_num) of address [2]	
	(to_addr).	
	Sets the inverted value of bit [1]	_
<pre>void bnotcopy(unsigned char *from_addr, unsigned char</pre>	(from_bit_num) of address [1]	
from_bit_num, unsigned char *to_addr, unsigned char	(from_bit_num) to bit T and bit [2]	
to_bit_num);	(to_bit_num) of address [2]	
	(to addr).	
sectop(" <section name="">")</section>	Refers to the start address of the	section_begin(" <section< td=""></section<>
	specified <section name="">.</section>	name>")
secend(" <section name="">")</section>	Refers to the end address of the	section end(" <section name="">")</section>
,	<pre>specified <section name="">.</section></pre>	
secsize(" <section name="">")</section>	Refers to the size of the specified	section_size(" <section name="">")</section>
	<pre><section name="">.</section></pre>	
Preprocessor symbols		
_SH1 / _SH2 / _SH2E / _SH2A /	Processor type.	ARM4TM /ARM5 /ARM5E
_SH2AFPU/ _SH2DSP / _SH3 /	Trocessor type:	/ARM6 /ARM6MARM6SM
_SH3DSP / _SH4 / _SH4A / _SH4ALDSP		/ARM7M /ARM7EM /ARM7A /ARM7R
_SH4ALDSF	Position independent code.	
_BIG / _LIT	Little/big endian.	BIG_ENDIAN /
		LITTLE_ENDIAN
_FLT /FLT	double = float.	_
_FPS	FPU = single.	_
_FPD	FPU = double.	_
_DON	Denormalize = on.	-
_RON	Round to nearest.	-
_DPSC	DSPC.	-
_FXD	Fixed const.	-
HITACHI	Hitachi compiler.	IAR_SYSTEMS_ICC
HITACHI_VERION	Compiler version.	IAR_SYSTEMS_ICC
RENESAS	Renesas compiler.	IAR_SYSTEMS_ICC
RENESAS_VERION	Compiler version.	VER
_SH	SH compiler.	ICCARM
Compiler options		
include= <path name="">[,]</path>	Include file directory.	-I <path></path>
preinclude= <file name="">[,]</file>	Default include file.	preinclude <file name=""></file>
<pre>DEFine = <macro name=""> [=<string literal="">] [,]</string></macro></pre>	Macro name definition.	_D
MEssage	Information message.	remark
NOMEssage		diag_suppress=tag[,tag,]
<pre>[= <error number=""> [- <error number="">][,]]</error></error></pre>		
FILE_INLINE_PATH =	Inter-file inline expansion directory	-
<pre><path name="">[,]</path></pre>	specification.	
CHAnge_message	Message level.	diag_error=tag[,tag,]
={Information Warning		diag_remark=tag[,tag,]
Error } = <n>[-m],] [,]</n>		diag_suppress=tag[,tag,]diag_warning=tag[,tag,]
PREProcessor	Pre-processor expansion.	preprocess[=[c][n][1]]
[= <file name="">]</file>	•	{filename directory}
<pre>Code = {Machinecode Asmcode }</pre>	Object type.	-
<u>'</u>	1	I .

DEBug	Debugging information.	debug
NODEBug		
SEction = {	Section name.	_
Program= <section name=""> Const=<section name=""></section></section>	Program section (P).	
Data= <section name=""></section>	Const section (C).	
Bss= <section name=""></section>	Data section (D).	
} [,]	Uninitialized data section (B).	
STring = { Const Data }	Area of string literal to be output.	_
OBjectfile = <file name=""></file>	Object file name specification.	<pre>output {filename directory} -o {filename directory}</pre>
<pre>Template={None Static Used AL1 AUto}</pre>	Template instance generation.	_
{ABS16 ABS20 ABS28 ABS32}= {Program Const Data Bss Run All}[,]	ABS16/20/28/32 declaration.	All in linker file.
DIvision=Cpu={Inline Runtime}	Method of division.	aapcs=std
IFUnc	Disables save and restore of floating- point registers.	-
ALIGN16	16-byte or 32-byte alignment of	_
ALIGN32 NOALign	labels	
TBR [= <section name="">]</section>	Calls functions using TBR relative	-
	addresses.	
BSs_order={DEClaration DEFinition }	Order of uninitialized variables.	-
STUff[={Bss Data Const}	Assigns variables according to the	-
[,]] NOSTuff	size of variables.	
STUFF_GBR	Assigns variables according to the size of variables in \$60/\$61.	-
ALIGN4={ALL LOOP INMOSTLOOP}	Alignment of branch destination:	_
	 All branch destination addresses Start addresses of all loops Start addresses of the innermost loops. 	
CONST_VOLATILE={DATA CONST}	Allocate const volatile variables to the initialized data area or to the constant area.	-
Listfile [= <file name="">] NOListfile</file>	Generates a list file.	-l[a A b B c C D][N][H] {filename directory}
SHow={Source NOSOurce	Listing contents and format.	-1[a A b B c C D][N][H]
Object NOObject STatistics NOSTatistics Include NOInclude Expansion NOExpansion Width = <numeric value=""> Length = <numeric value=""> Tab = {4 8} }[,]</numeric></numeric>		{filename directory}
OPtimize ={0 1 Debug_only}	Optimization.	-O[n 1 m h hs hz]
SPeed	Selects the optimization item.	-O[n 1 m h hs hz]
SIze	Sciects the optimization item.	- [+ 1110 1110
NOSPeed		
Goptimize	Outputs information for inter-module optimization.	-
MAP= <file name=""></file>	Output information to optimize	Linker ontion:
The state same,	access to external variables.	Linker option:map {filename directory}
SMap	Optimizes access to external variables defined in the file to be compiled.	-
GBr={Auto User}	Automatic or manual creation of GBR	_
	relative access code.	
Chao-(Ifthon Table)		
CAse={Ifthen Table}	switch statement expansion method.	-
SHIft={Inline Runtime}	Shift-operation expansion.	_
BLOckcopy={Inline Runtime}	Transfer-code expansion.	-
		I.

Unaligned={Inline Runtime}	Unaligned data transfer.	_
<pre>INLine[=<numeric value="">] NOINLine</numeric></pre>	Automatic inline expansion.	Only happens when optimization is set to high. To turn of inlining when optimization is set to high, use no_inline
FILe_inline= <file name=""> [,]</file>	Inter-file inline expansion.	-
GLOBAL_Volatile={0 1}	External variables handled as volatile.	-
OPT_Range={All NOLoop NOBlock}	External variable optimizing range	-
DEL_vacant_loop={0 1}	Vacant loop elimination.	-
LOop NOLOop	Loop unroll.	-O[h hs hz] no_unroll
MAX_unroll = <numeric value=""> <numeric value="">: 1 to 32</numeric></numeric>	Maximum number of loop expansions.	-
<pre>INFinite_loop={0 1}</pre>	Elimination of expression preceding infinite loop.	-
GLOBAL_Alloc={0 1}	External variable register allocation	-
STRUCT_Alloc={0 1}	Structure/ union member register allocation.	-
CONST_Var_propagate={0 1}	const constant propagation	-
CONST_Load={Inline Literal}	Expansion of constant loading instructions.	-
SChedule={0 1}	Instruction scheduling.	-
SOftpipe	Software pipelining.	-
SCOpe	Division of optimizing ranges.	
NOSCope		
LOGIc_gbr	GBR relative logic operation generation.	-
CPP_NOINLINE	Preventing expansion of C++ Inline functions.	-
ALIAS={ANSI NOANSI}	Optimization considering type of object indicated by pointer.	-
ECpp	Embedded C++ language.	ec++
DSpc	DSP-C language [SH2-DSP, SH3-DSP and SH4AL-DSP].	-
COMment=Nest NONest}	Comment nesting.	-
Macsave={0 1}	Keep MAC register contents before and after a function is called.	-
RTnext	Extension of return value.	_
NORTnext		
APproxdiv	Converting the floating-point constant divisions to multiplications.	-
PAtch=7055	Avoiding SH7055 illegal operation [SH-2E].	-
FPScr={Safe Aggressive}	FPSCR register switching.	-
Volatile_loop	Suppresses optimization of loop iteration condition.	-
AUto_enum	Automatically selects the enumeration data size.	-
ENAble_register	Allocates preferentially the variables with register storage class specification to registers.	_
STRIct_ansi	ANSI conformance.	For usage of extended language use -e. Otherwise, the compiler uses ANSI conformance
FDIv	Converts integer division to floating-point division.	-
FIXED_Const	Handles floating-point values as fixed-point values.	-

EIVED May	II II 10 (10D) 1	
FIXED_Max	Handles 1.0r (1.0R) as the maximum	_
	value offixed (long	
	fixed) type.	
FIXED_Noround	Omits type conversion for the	-
	operation result offixed type	
	multiplication.	
SIMple_float_conv	Omitting range check for conversion	-
	between floating-point nmber and	
	integer.	
NOUSE_DIV_INST	Suppress DIVS and DIVU	-
	instruction generation.	
FLOAT_ORDER	Change operation order for floating-	-
	point expression.	
CPu = { SH1 SH2 SH2E SH2A	CPU/operating mode.	cpu=core
SH2AFPU SH2DSP SH3		
SH3DSP SH4 SH4A SH4ALDSP		
<pre>FPu = { Single Double }</pre>	Floating-point operating mode.	fpu={VFPv2 VFPv3 VFPv3_d16
liu = (bingie bouble)	Floating-point operating mode.	VFPv4 VFPv4_sp VFP9-S
		none}
Round = { Zero Nearest }	Rounding mode.	-
Pic= { 0 1 }	Program section position	ropi
	independent .	
DOuble=Float	double to float conversion.	-
BIt_order={Left Right }	Bit field order specification.	-
PACK = { 1 4 }	Boundary alignment of structure,	-
	union, and class members.	
EXception	Exception handling.	-
NOEXception		
RTTI= {ON OFF }	Runtime type information.	_
<pre>DIvision = { Cpu Peripheral</pre>	Method of division (SH-2).	-
lang = c/cpp	Defines C variant: C89 / C ++	c89/c++/ec++/eec++, if none
LOGO	Disable of copyright output.	is specified, c99 is used.
NOLOGO		•
Euc	Character code select in string	_
SJis LATin1	literals.	
OUtcode = { EUc SJis }	Japanese character code specified	_
	within object.	
SUbcommand = <file name=""></file>	-	_
bobcommand - ville mame/	Subcommand file specified.	

Assembler-specific details

Renesas SH	IAR Systems
Limitations in source code structure	
All segments are defined using ".SECTION" command.	Code segments are defined using the assembler directives
	SECTION Or RSEG, which means segments. A CSTACK
	segment can also be defined.
.SECTION	RSEG name:CODE[:flags] [(ALIGN=0-8)]
<name>, <attribute>, <align=[2 4 8]></align=[2 4 8]></attribute></name>	RSEG name:DATA[:flags] [(ALIGN=0-8)] RSEG name:CONST[:flags] [(ALIGN=0-8)]
	RSEG Hame:CONST[:Trags] [(ALTGN=0-0)]
	or
	SECTION name:CODE[:flags] [(ALIGN=0-8)] SECTION name:DATA[:flags] [(ALIGN=0-8)] SECTION name:CONST[:flags] [(ALIGN=0-8)]
	Bit segments cannot be defined explicitly, but can easily be
	defined using bit operators in code or data segments. As a
	byte is the smallest allocatable memory segment, no memory
	is lost or gained using either tool.
Binary representation	
	Not supported, should be replaced by 0x0f.

Renesas SH		IAR Systems
Integer constants		
B'1000	Binary	1010b, b'1010
Q'210	Octal	1234q, q'1234, 01234
D'136	Decimal	1234, -1, d'1234, 1234d
Н'88	Hexadecimal	OFFFFh, OxFFFF, h'FFFF
Operand modifiers in accombler	Пехадестна	, ,
Operand modifiers in assembler		SFB
<u> </u>	Section start address.	
SIZEOF	Section size in bytes.	SIZEOF
HIGH	Extracts the high-order byte.	HIGH
LOW	Extracts the low-order byte.	LOW
HWORD	Extracts the high-order word.	HWRD
LWORD	Extracts the low-order word.	LWRD
Assembler directives		
.CPU <target cpu=""></target>	Specifies the target CPU.	-
.SECTION <section name=""> [,<section attribute=""> [,<section type="">]]</section></section></section>	Declares a section.	SECTION <segment> :type [:flag] [(align)]</segment>
.ORG <location-counter value=""></location-counter>	Sets the value of the location counter.	-
.ALIGN <boundary alignment<="" td=""><td>Corrects the value of the location</td><td>ALIGNRAM <align></align></td></boundary>	Corrects the value of the location	ALIGNRAM <align></align>
value>	counter to a multiple of boundary	
	alignment value.	
<symbol>[:].EQU<symbol value=""></symbol></symbol>	Sets a symbol value.	<pre><label> EQU <expr></expr></label></pre>
<pre><symbol>[:].ASSIGN<symbol value=""></symbol></symbol></pre>	Sets or resets a symbol value.	<pre><label> ASSIGN <expr></expr></label></pre>
<symbol>[:].REG<register name=""></register></symbol>	Defines the alias of a register name.	-
<pre><symbol>[:].FREG<floating- name="" point="" register=""></floating-></symbol></pre>	Defines a floating-point register name.	-
[<symbol>[:]].[{ B W L }]<integer data="">[]</integer></symbol>	Reserves integer data.	DC{8 16 32} <value></value>
<pre>[<symbol>[:]].DATAB[{ B W L }]<block count="">,<integer data=""></integer></block></symbol></pre>	Reserves an integer data block.	DS{8 16 32} <count></count>
[<symbol>[:]].SDATA"<string literal="">"[,]</string></symbol>	Reserves string literal data.	<symbol> DC8 '<string>'</string></symbol>
<pre>[<symbol>[:]].SDATAB<block count="">,"<string literal="">"</string></block></symbol></pre>	Reserves a string literal data block.	_
<pre>[<symbol>[:]].SDATAC"<string literal="">"[,]</string></symbol></pre>	Reserves string literal data (with length).	-
<pre>[<symbol>[:]].SDATAZ"<string literal="">"[,]</string></symbol></pre>	Reserves string literal data (with zero terminator).	<symbol> DC8 "<string>"</string></symbol>
<pre>[<symbol>[:]].FDATA[{ S D }]<floating-point data="">[,]</floating-point></symbol></pre>	Reserves floating-point data.	DF {32 64}
<pre>[<symbol>[:]].FDATAB[{ S D }]<block count="">, <floating- data="" point=""></floating-></block></symbol></pre>	Reserves a floating-point data block.	-
<pre>[<symbol>[:]].XDATA[{ W L }]<fixed-point data="">[,]</fixed-point></symbol></pre>	Reserves fixed-point data.	-
[<symbol>[:]].RES[{ B W L }]<area count=""/></symbol>	Reserves data area.	-
[<symbol>[:]].SRES<string area="" literal="" size="">[,]</string></symbol>	Reserves string literal data area.	-
<pre>[<symbol>[:]].SRESC<string area="" literal="" size="">[,]</string></symbol></pre>	Reserves string literal data area (with length).	-
<pre>[<symbol>[:]].SRESZ<string area="" literal="" size="">[,]</string></symbol></pre>	Reserves string literal data area (with zero terminator).	-
[<symbol>[:]].FRES[{ S D}]<area count=""/></symbol>	Reserves floating-point data area.	_
.EXPORT <symbol>[,]</symbol>	Declares externally defined symbols.	EXTERN <symbol> [,<symbol>]</symbol></symbol>
.IMPORT <symbol>[,<symbol>]</symbol></symbol>	Declares externally referenced symbols.	<pre>IMPORT <symbol> [,<symbol>]</symbol></symbol></pre>
.GLOBAL <symbol>[,<symbol>]</symbol></symbol>	Declares externally defined and	PUBLIC <symbol> [,<symbol>]</symbol></symbol>
	externally referenced symbols.	

OUTDUT (OD I NOOD I DDC		
OUTPUT { OBJ NOOBJ DBG NODBG } [,]	Controls object module and debugging	_
	information output.	
.DEBUG{ ON OFF }	Controls the output of symbolic	_
	debugging information.	
.ENDIAN{ BIG LITTLE}	Selects big endian or little endian.	-
.LINE [" <file name="">",]<line number=""></line></file>	Changes line number.	-
PRINT { LIST NOLIST SRC NOSRC CREF NOCREF SCT NOSCT } [,]	Controls assemble listing output.	-
.LIST{ ON OFF COND	Controls the output of the source	_
NOCOND DEF NODEF CALL NOCALL EXP NOEXP CODE NOCODE } [,]	program listing.	
.FORM{ LIN = <line count=""> COL = <column count=""> TAB = {4 8} }[,]</column></line>	Sets the number of lines and columns in the assemble listing.	-
.HEADING" <string literal="">"</string>	Sets the header for the source program listing.	-
. PAGE	Inserts a new page in the source program listing.	-
.SPACE[<line count="">]</line>	Outputs blank lines to the source	-
	program listing.	
.PROGRAM <object module="" name=""></object>	Sets the name of the object module.	PROGRAM <symbol></symbol>
.RADIX{ B Q D H }	Sets the radix in which integer constants	
	with no radix specifier are interpreted.	
.END[<symbol>]</symbol>	Specifies an entry point and the end of	END
	the source program.	
.STACK <symbol> = <stack value=""></stack></symbol>	Defines the stack value for the specified	-
	symbol.	
Assembler options	-	
<pre>Include = <path name="">[,]</path></pre>	Include file directory.	-I <path></path>
INCIDE - NACH HAME/		
	-	-
<pre>DEFine = <replacement symbol=""> = "<string literal="">" [,]</string></replacement></pre>	Replacement symbol definition.	-D <symbol>[=value]</symbol>
<pre>DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,]</integer></variable></string></replacement></pre>	Replacement symbol definition. Integer preprocessor variable definition.	-D <symbol>[=value]</symbol>
<pre>DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> =</variable></string></replacement></pre>	Replacement symbol definition.	-
<pre>DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,] ASsignC = <variable name=""> =</variable></integer></variable></string></replacement></pre>	Replacement symbol definition. Integer preprocessor variable definition. Character preprocessor variable	-D <symbol>[=value]</symbol>
<pre>DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,] ASsignC = <variable name=""> = "<string literal="">" [,] Debug</string></variable></integer></variable></string></replacement></pre>	Replacement symbol definition. Integer preprocessor variable definition. Character preprocessor variable definition.	-D <symbol>[=value] -</symbol>
DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,] ASsignC = <variable name=""> = "<string literal="">" [,] Debug NODebug EXPand [= <output file="" name="">] LITERAL = {Pool Branch </output></string></variable></integer></variable></string></replacement>	Replacement symbol definition. Integer preprocessor variable definition. Character preprocessor variable definition. Debugging information.	-D <symbol>[=value]r</symbol>
DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,] ASsignC = <variable name=""> = "<string literal="">" [,] Debug NODebug EXPand [= <output file="" name="">] LITERAL = {Pool Branch Jump Return} [,]</output></string></variable></integer></variable></string></replacement>	Replacement symbol definition. Integer preprocessor variable definition. Character preprocessor variable definition. Debugging information. Pre-processor expansion result. Literal pool output point.	-D <symbol>[=value]</symbol>
DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,] ASsignC = <variable name=""> = "<string literal="">" [,] Debug NODebug EXPand [= <output file="" name="">] LITERAL = {Pool Branch Jump Return} [,] Object [= <output file="" name="">] NOObject</output></output></string></variable></integer></variable></string></replacement>	Replacement symbol definition. Integer preprocessor variable definition. Character preprocessor variable definition. Debugging information. Pre-processor expansion result.	-D <symbol>[=value]r -r</symbol>
DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,] ASsignC = <variable name=""> = "<string literal="">" [,] Debug NODebug EXPand [= <output file="" name="">] LITERAL = {Pool Branch Jump Return} [,] Object [= <output file="" name="">]</output></output></string></variable></integer></variable></string></replacement>	Replacement symbol definition. Integer preprocessor variable definition. Character preprocessor variable definition. Debugging information. Pre-processor expansion result. Literal pool output point.	-D <symbol>[=value]</symbol>
DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,] ASsignC = <variable name=""> = "<string literal="">" [,] Debug NODebug EXPand [= <output file="" name="">] LITERAL = {Pool Branch Jump Return} [,] Object [= <output file="" name="">] NOObject DIspsize = {4 12} LISt [= <output file="" name="">]</output></output></output></string></variable></integer></variable></string></replacement>	Replacement symbol definition. Integer preprocessor variable definition. Character preprocessor variable definition. Debugging information. Pre-processor expansion result. Literal pool output point. Object module output.	-D <symbol>[=value] (filename directory)</symbol>
DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,] ASsignC = <variable name=""> = "<string literal="">" [,] Debug NODebug EXPand [= <output file="" name="">] LITERAL = {Pool Branch Jump Return} [,] Object [= <output file="" name="">] NOObject DIspsize = {4 12} LISt [= <output file="" name="">] NOLISt SOurce</output></output></output></string></variable></integer></variable></string></replacement>	Replacement symbol definition. Integer preprocessor variable definition. Character preprocessor variable definition. Debugging information. Pre-processor expansion result. Literal pool output point. Object module output. Unresolved symbol size.	-D <symbol>[=value]r -ro {filename directory}</symbol>
DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,] ASsignC = <variable name=""> = "<string literal="">" [,] Debug NODebug EXPand [= <output file="" name="">] LITERAL = {Pool Branch Jump Return} [,] Object [= <output file="" name="">] NOObject DIspsize = {4 12} LISt [= <output file="" name="">] NOLISt SOurce NOSOurce SHow [={CONditionals </output></output></output></string></variable></integer></variable></string></replacement>	Replacement symbol definition. Integer preprocessor variable definition. Character preprocessor variable definition. Debugging information. Pre-processor expansion result. Literal pool output point. Object module output. Unresolved symbol size. Assemble listing output control.	-D <symbol>[=value]</symbol>
DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,] ASsignC = <variable name=""> = "<string literal="">" [,] Debug NODebug EXPand [= <output file="" name="">] LITERAL = {Pool Branch Jump Return} [,] Object [= <output file="" name="">] NOObject DIspsize = {4 12} LISt [= <output file="" name="">] NOLISt SOurce NOSOurce</output></output></output></string></variable></integer></variable></string></replacement>	Replacement symbol definition. Integer preprocessor variable definition. Character preprocessor variable definition. Debugging information. Pre-processor expansion result. Literal pool output point. Object module output. Unresolved symbol size. Assemble listing output control. Source program listing output control.	-D <symbol>[=value]r -ro {filename directory}l -cA</symbol>
DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,] ASsignC = <variable name=""> = "<string literal="">" [,] Debug NODebug EXPand [= <output file="" name="">] LITERAL = {Pool Branch Jump Return} [,] Object [= <output file="" name="">] NOObject DIspsize = {4 12} LISt [= <output file="" name="">] NOLISt SOurce NOSOurce SHow [={CONditionals Definitions CAlls Expansions CODe TAB={ 4 8</output></output></output></string></variable></integer></variable></string></replacement>	Replacement symbol definition. Integer preprocessor variable definition. Character preprocessor variable definition. Debugging information. Pre-processor expansion result. Literal pool output point. Object module output. Unresolved symbol size. Assemble listing output control. Source program listing output control. Part of source program listing output control and tab size setting.	-D <symbol>[=value]r -r (filename directory)1 -cA -t<n></n></symbol>
DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,] ASsignC = <variable name=""> = "<string literal="">" [,] Debug NODebug EXPand [= <output file="" name="">] LITERAL = {Pool Branch Jump Return} [,] Object [= <output file="" name="">] NOObject DIspsize = {4 12} LISt [= <output file="" name="">] NOLISt SOurce NOSOurce SHow [={CONditionals Definitions CAlls Expansions CODe TAB={ 4 8 } } [,]] NOSHow [={CONditionals Definitions CAlls Expansions CAlls </output></output></output></string></variable></integer></variable></string></replacement>	Replacement symbol definition. Integer preprocessor variable definition. Character preprocessor variable definition. Debugging information. Pre-processor expansion result. Literal pool output point. Object module output. Unresolved symbol size. Assemble listing output control. Source program listing output control. Part of source program listing output	-D <symbol>[=value]r -ro {filename directory}l -cA</symbol>
DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,] ASsignC = <variable name=""> = "<string literal="">" [,] Debug NODebug EXPand [= <output file="" name="">] LITERAL = {Pool Branch Jump Return} [,] Object [= <output file="" name="">] NOObject DIspsize = {4 12} LISt [= <output file="" name="">] NOLISt SOurce NOSOurce SHow [={CONditionals Definitions CAlls Expansions CODe TAB={4 8 } } [,]] NOSHow [={CONditionals Definitions CAlls Expansions CODe TAB={4 8 } } [,]] CRoss_reference</output></output></output></string></variable></integer></variable></string></replacement>	Replacement symbol definition. Integer preprocessor variable definition. Character preprocessor variable definition. Debugging information. Pre-processor expansion result. Literal pool output point. Object module output. Unresolved symbol size. Assemble listing output control. Source program listing output control. Part of source program listing output control and tab size setting. Cross-reference listing output control. Section information listing output	-D <symbol>[=value]r -r (filename directory)1 -cA -t<n></n></symbol>
DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,] ASsignC = <variable name=""> = "<string literal="">" [,] Debug NODebug EXPand [= <output file="" name="">] LITERAL = {Pool Branch Jump Return} [,] Object [= <output file="" name="">] NOObject DIspsize = {4 12} LISt [= <output file="" name="">] NOLISt SOurce NOSOurce SHow [={CONditionals Definitions CAlls Expansions CODe TAB={ 4 8 }</output></output></output></string></variable></integer></variable></string></replacement>	Replacement symbol definition. Integer preprocessor variable definition. Character preprocessor variable definition. Debugging information. Pre-processor expansion result. Literal pool output point. Object module output. Unresolved symbol size. Assemble listing output control. Source program listing output control. Part of source program listing output control and tab size setting. Cross-reference listing output control. Section information listing output control.	-D <symbol>[=value]r -ro {filename directory}l -cA -t<n></n></symbol>
DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,] ASsignC = <variable name=""> = "<string literal="">" [,] Debug NODebug EXPand [= <output file="" name="">] LITERAL = {Pool Branch Jump Return} [,] Object [= <output file="" name="">] NOObject DIspsize = {4 12} LISt [= <output file="" name="">] NOLISt SOurce NOSOurce SHow [={CONditionals Definitions CAlls Expansions CODe TAB={4 8 } [,]] NOSHow [={CONditionals Definitions CAlls Expansions CODe TAB={4 8 } [,]] CRoss_reference NOCRoss_reference SEction</output></output></output></string></variable></integer></variable></string></replacement>	Replacement symbol definition. Integer preprocessor variable definition. Character preprocessor variable definition. Debugging information. Pre-processor expansion result. Literal pool output point. Object module output. Unresolved symbol size. Assemble listing output control. Source program listing output control. Part of source program listing output control and tab size setting. Cross-reference listing output control. Section information listing output	-D <symbol>[=value]r -r (filename directory)1 -cA -t<n></n></symbol>
DEFine = <replacement symbol=""> = "<string literal="">" [,] ASsignA = <variable name=""> = <integer constant=""> [,] ASsignC = <variable name=""> = "<string literal="">" [,] Debug NODebug EXPand [= <output file="" name="">] LITERAL = {Pool Branch Jump Return} [,] Object [= <output file="" name="">] NOObject DIspsize = {4 12} LISt [= <output file="" name="">] NOLISt SOurce NOSOurce SHow [={CONditionals Definitions CAlls Expansions CODe TAB={ 4 8 }</output></output></output></string></variable></integer></variable></string></replacement>	Replacement symbol definition. Integer preprocessor variable definition. Character preprocessor variable definition. Debugging information. Pre-processor expansion result. Literal pool output point. Object module output. Unresolved symbol size. Assemble listing output control. Source program listing output control. Part of source program listing output control and tab size setting. Cross-reference listing output control. Section information listing output control. Size mode specification for automatic	-D <symbol>[=value]r -ro {filename directory}l -cA -t<n></n></symbol>

NOExclude	unreferenced external symbols.	
CHKMd	Specification to check privileged-mode	-
	instructions.	
CHKTlb	Specification to check LDTLB	-
	instructions.	
CHKCache	Specification to check cache-related	-
	instructions.	
CHKDsp	Specification to check DSP-related	-
	instructions.	
CHKFpu	Specification to check FPU-related	-
	instructions.	
CHKAlign8	Specification to check 8-byte boundary	-
	alignment of .FDATA.	
CPU = <target cpu=""></target>	Target CPU specification.	cpu <target_core></target_core>
ENdian = {Big Little}	Endian type specification.	endian={little l big b}
Round = {Nearest Zero}	Rounding direction of floating-point	-
	data.	
DENormalize = {ON OFF}	Handling denormalized numbers in	-
	floating-point data.	
ABort = {Warning Error}	Change of error level at which the	-
	assembler is abnormally terminated.	
LATIN1	Western code character enabled.	-
SJIS	Interpretation of Japanese character as	-
	Shift JIS code.	
EUC	Interpretation of Japanese character as	-
	EUC code.	
OUtcode = {SJIS EUC}	Specification of Japanese character.	-
LINes = <number lines="" of=""></number>	Setting of the number of lines in the	-p <lines></lines>
	assemble listing.	
COlumns = <number digits="" of=""></number>	Setting of the number of digits in the	-
	assemble listing.	
LOGO	Copyright.	-
NOLOGO SUBcommand = <file name=""></file>	C:f:t:	-f <filename></filename>
SUBCUMMANU = <iiie name=""></iiie>	Specification of subcommand.	-1 \IIIEHame>

Linker and library details

Linker and library details			
Renesas SH	IAR Systems		
Device-specific header files			
All SFR are defined in header files named .h">device_number>.h . When a new projectorresponding header file is copied as ioo project directory.	ect is created the	All SFRs are define	d in ioxxx.h files.
Renesas SH			IAR Systems
Linker options			
<pre>Input = <file name=""> [(<module name="">[,])] [{, }]</module></file></pre>	Input file.		No specific option. Just list the files.
LIBrary = <file name="">[,]</file>	Library file.		No specific option. Just list the files.
<pre>Binary = <file name="">(<section name=""> [:<boundary alignment="">] [/<section attribute="">] [,<symbol name="">]) [,]</symbol></section></boundary></section></file></pre>	Binary file.		_
<pre>DEFine = <symbol name=""> = {<symbol name=""> <numerical value="">} [,]</numerical></symbol></symbol></pre>	Symbol definition.		define_symbol symbol=constant_value
<pre>ENTry = { <symbol name=""> <address>}</address></symbol></pre>	Execution start addı	ress.	entry <symbol></symbol>
NOPRElink	Pre-linker.		-
FOrm ={ Absolute Relocate Object Library [= {S U}] Hexadecimal Stype Binary }	Output format.		Produces the ELF/DWARF format. To convert, use ielftool.exe.
DEBug	Debugging information	tion.	Compiler option:

SDebug		debug
NODEBug REcord={ H16 H20 H32 S1	Record size unification.	_
S2 S3 }	Record size unification.	
ROm = <rom name="" section=""> =</rom>	ROM support function.	-
<ram name="" section=""> [,]</ram>	Trom support randitions	
OUtput = <file name="">[={ <start< td=""><td>Output file.</td><td>-o <file name=""></file></td></start<></file>	Output file.	-o <file name=""></file>
address>- <end address=""> </end>		output <file name=""></file>
<pre><section name="">[:]}][,] MAp [= <file name="">]</file></section></pre>	E 4 1 1 1 11 4 1 1 C 4	map {filename directory}
MAP [- (life name)]	External symbol-allocation information	map (IIIename directory)
	file.	
<pre>SPace [= {<numerical value=""> Random}]</numerical></pre>	Output to unused area.	_
Message	Information message.	remarks
NOMessage [= <error code=""> [-<error code="">][,]]</error></error>	information message.	25
MSg_unused	Notification of unreferenced defined	-
	symbol.	
DAta_stuff	Reduce empty areas of boundary	no_fragments
	alignment.	1_ 13 1 11
BYte_count= <numerical value=""></numerical>	Specification of data record byte count.	_
CRc = <address>=<start address=""></start></address>	Uses the checksum algorithm (CRC).	Is performed by ielftool.exe (
- <end address="">[,] [/{</end>		checksum) but space can be reserved
CCITT 16 }] [:{BIG LITTLE}]		with
		place_holder symbol
		[,size[,section[,alignment]]]
PADDING	Filling padding data at section end.	_
VECTN = <vector number=""> =</vector>	Address setting for specified vector	By default, the vector table is populated
{ <symbol> <address>} [,]</address></symbol>	number.	with a default interrupt handler which
		calls the abort function. For each
		interrupt source that has no explicit
		interrupt service routine, the default
		interrupt handler will be called. If you
		write your own service routine for a
		-
		specific vector, that routine will
TYPOT (override the default interrupt handler.
<pre>VECT={<symbol> <address>}</address></symbol></pre>	Address setting for unused variable	See above.
	vector area.	
LISt [= <file name="">]</file>	List file.	map {file directory}
SHow [= {SYmbol Reference	List contents.	-
SEction Xreference		
Total_size VECTOR ALL } [,]		
OPtimize = {STring_unify	Optimization.	inline
SYmbol_delete	Optimization.	vfe=[forced]
Variable_access Register		
SAMe_code SHort_format		
Function_call Branch Speed SAFe } []		
DATE []		
NOOPtimize}		
SAMESize = <size></size>	Minimum size to unify same codes.	-
(default: sames=1e)	•	
PROfile = <file name=""></file>	Profile information file.	-
CAchesize=Size= <size> </size>	Cache size.	-
7.1		
Align= <line size=""></line>		
(default: ca=s=8,a=20)	Ontimization partially disabled	#pragma optimize=[goal]
3	Optimization partially disabled.	<pre>#pragma optimize=[goal] [level][no_optimization]</pre>
<pre>(default: ca=s=8,a=20) SYmbol_forbid= <symbol name="">[,]</symbol></pre>	Optimization partially disabled.	
(default: ca=s=8,a=20) SYmbol_forbid= <symbol< td=""><td>Optimization partially disabled.</td><td></td></symbol<>	Optimization partially disabled.	
<pre>(default: ca=s=8,a=20) SYmbol_forbid= <symbol name="">[,] SAMECode_forbid= <function name="">[,]</function></symbol></pre>	Optimization partially disabled.	
<pre>(default: ca=s=8,a=20) SYmbol_forbid= <symbol name="">[,] SAMECode_forbid= <function name="">[,] Variable_forbid= <symbol< pre=""></symbol<></function></symbol></pre>	Optimization partially disabled.	
<pre>(default: ca=s=8,a=20) SYmbol_forbid= <symbol name="">[,] SAMECode_forbid= <function name="">[,]</function></symbol></pre>	Optimization partially disabled.	
<pre>(default: ca=s=8,a=20) SYmbol_forbid= <symbol name="">[,] SAMECode_forbid= <function name="">[,] Variable_forbid= <symbol name="">[,]</symbol></function></symbol></pre> FUnction_forbid= <function< td=""><td>Optimization partially disabled.</td><td></td></function<>	Optimization partially disabled.	
<pre>(default: ca=s=8,a=20) SYmbol_forbid= <symbol name="">[,] SAMECode_forbid= <function name="">[,] Variable_forbid= <symbol name="">[,]</symbol></function></symbol></pre>	Optimization partially disabled.	

CEstion forbid - [cfile name)		
<pre>SEction_forbid = [<file name=""> <module name="">] (<section< pre=""></section<></module></file></pre>		
name>[,]) [,]		
Absolute_forbid=		
<address>[+<size>][,]</size></address>		
STARt = [(] <section name=""> [{ :</section>	Section address.	Done in linker configuration file with
, } <section name="">[,]]</section>		the place in directive.
[)][,] [/ <address>] [,]</address>		
FSymbol = <section name="">[,]</section>	Symbol address file.	-
ALIGNED_SECTION = <section< td=""><td>Section alignment specification.</td><td>-</td></section<>	Section alignment specification.	-
name>[,]	_	
CPu = { <cpu file<="" information="" td=""><td>Address check.</td><td>_</td></cpu>	Address check.	_
name> { ROm RAm XROm XRAm YROm YRAm } = <start< td=""><td></td><td></td></start<>		
address> - <end address=""> [,]</end>		
STRIDE}		
PS_check= <start address=""> -<end< td=""><td>Physical space overlap check.</td><td>_</td></end<></start>	Physical space overlap check.	_
address>, <start address=""> -<end< td=""><td>Trijstear space overlap elicek.</td><td></td></end<></start>	Trijstear space overlap elicek.	
address> [,] [: <start< td=""><td></td><td></td></start<>		
address> - <end address="">,<start< td=""><td></td><td></td></start<></end>		
address> - <end address=""> [,]</end>		
CONTINUE CECTION (2221		
CONTIGUOUS_SECTION = <section< td=""><td>Specifies section not to be divided.</td><td>_</td></section<>	Specifies section not to be divided.	_
name>[,]	Almana autout CO J- 1 1	-
	Always output S9 recode as end code.	_
STACk	Output stack information file.	-
Compress	Debug information compression.	-
NOCOmpress		
MEMory = [High Low]	Memory = [High Low].	-
REName = { <file name=""> (<name></name></file>	Symbol name modification.	redirect
= <name> [,]) <module name=""> (<name></name></module></name>		<pre><from_symbol>=<to_symbol></to_symbol></from_symbol></pre>
<pre>name> (\name> <name>[,])}[,]</name></pre>		
DELete = { <module name=""> [</module>	Symbol name deletion.	_
<pre><file name="">]</file></pre>	Symbol name defetion.	
(<name>[,])}[,]</name>		
REPlace = <file> [(<module></module></file>	Module replacement.	-
[,])] [,]	•	
<pre>EXTract = <module>[,]</module></pre>	Module extraction.	-
STRip	Debugging information deletion.	strip
CHange_message={Information	Message level.	diag_error=tag [,tag,]
Warning Error } [= <error< td=""><td></td><td></td></error<>		
number> [- <error number="">]</error>		diag_remark=tag [,tag,]
[,]] [,]		diag gupprogetag [tag]
		diag_suppress=tag [,tag,]
		diag_warning=tag [,tag,]
Hide	Local name hide.	-
Total_size	Showing total size of sections.	_
RTs_file	Information file for the emulator.	_
SUbcommand = <file name=""></file>		
	Subcommand file.	-f <filename></filename>
LOgo	Copyright message.	-
NOLOgo END	Evacutes antion stairlar-deliar (_
	Executes option strings already input,	
	inputs continuing option strings and	
	continues processing.	
EXIt	Specifies the termination of option	_
EXIt	Specifies the termination of option input.	-
_		_
Segments/Sections	input.	.bss
_	BSS section: uninitialized data, variable	
Segments/Sections B / B\$1 / B\$2 / B\$4	BSS section: uninitialized data, variable size 1/2/4 byte.	.bss
Segments/Sections	BSS section: uninitialized data, variable size 1/2/4 byte. Data section: initialized data, variable	
Segments/Sections B / B\$1 / B\$2 / B\$4	BSS section: uninitialized data, variable size 1/2/4 byte.	.bss
Segments/Sections B / B\$1 / B\$2 / B\$4	BSS section: uninitialized data, variable size 1/2/4 byte. Data section: initialized data, variable	.bss
Segments/Sections B / B\$1 / B\$2 / B\$4 D / D\$1 / D\$2 / D\$4	BSS section: uninitialized data, variable size 1/2/4 byte. Data section: initialized data, variable size 1/2/4 byte. Program section.	.bss .data
Segments/Sections	BSS section: uninitialized data, variable size 1/2/4 byte. Data section: initialized data, variable size 1/2/4 byte.	.bss .data .text

C / C\$1 / C\$2 / C\$4	Constant section, variable size 1/2/4	.rodata
	byte.	
C\$INIT	C++ initial processing/	.init_array
	postprocessing data area.	
C\$VTBL	C++ virtual function table area	-
S	Stack area.	CSTACK
\$G0 / \$G1	GBR section.	-
\$TBR	TBR table section.	-
\$ADDRESS \$ <section> <address></address></section>	Stores variables defines using #pragma	-
	address.	

Runtime environment

Runtime environment	IAD Ourters
Renesas SH	IAR Systems
Calling convention	
Parameters passed on the stack	
(1) Parameters whose types are other than target types for	When there are more parameters then registers in a function,
register passing	all parameters that do not fit in the registers are passed on the
	stack.
(2) Parameters of a function which has been declared by a	
prototype declaration to have variable-number parameters	
(3) When other parameters are already allocated to R4 to R7.	
(4) When other parameters are already allocated to FR4	
(DR4) to FR11 (DR10).	
(5) long long type and unsigned long long type	
parameters	
(6)fixed type, longfixed type,accum type, and	
longaccum type parameters	
Parameters passed in registers	
8-bit values in: R4-R7	8-bit values in: R0-R3
16-bit values in: R4-R7	16-bit values in: R0-R3
	24-bit values in: R0-R3
32-bit values in: R4-R7	32-bit values in: R0-R3
Floating-point values (32 bit) in: R4-R7 (not SH-2E, SH2A-	Floating-point values (32 bit) in: R0-R3
FPU) Floating-point values (32 bit) in: FR4-FR11 (SH-2E, SH2A-	-
FPU)	-
Floating-point values (64 bit) in: DR4-DR10 (SH2A-FPU)	Floating-point values (64 bit) in: R0:R1-R2:R3
Return values	2
8-bit values in: R0	8-bit values in: R0
16-bit values in: R0	16-bit values in: R0
	24-bit values in: R0
32-bit values in: R0	32-bit values in: R0
Floating-point values (32 bit) in: R0 (not SH-2E, SH2A-FPU)	Floating-point values (32 bit) in: R0
Floating-point values (32 bit) in: FRO (SH-2E, SH2A-FPU)	-
Floating-point values (64 bit) in: DRO (SH2A-FPU)	Floating-point values (64 bit) in: R0:R1
Preserved registers	6 F (5 · 5 · 5 ·) (7 · 5 · 5 ·)
R8-R15, MACH, MACL, PR, FR12-FR15, DR12-DR14	R4-R11
Scratch registers	
RO-R7, FRO-FR11, DRO-DR11, FPUL, FPSCR, AO, AOG, A1, A1G, MO, M1, XO, X1, YO, Y1, DSR,	RO-R3 and R12
MOD, RS, RE	
System startup and exit code	
The system startup code is located in resetprg.c and uses	The system startup code is located in the ready-made
dbsct.c.	cstartup.s file. In addition, you specify additional settings,
Customized hardware initialization may be placed in function	for example for the stack and heap size in the linker
HardwareSetup() in file hwsetup.c.	configuration file.
Interrupt vectors and interrupt functions are predefined for all	It is likely that you need to customize the code for system
possible interrupt sources. These can be found in intprg.c	initialization. For example, your application need to initialize
and vecttbl.c.	memory-mapped special function registers, or omit the
	default initialization of data segments performed by

	cstartup. You can do this by providing a customized version of the routinelow_level_init, which is called from cstartup before the data segments are initialized. Modifying cstartup directly should be avoided.
Global variable initialization	
Static and global variables are initialized: zero-initialized variables are cleared and the values of other initialized variables are copied from ROM to RAM memory. The file dbsct.c holds some arrays which define which sections should be initialized, and whether the section contents has to be copied or has to be cleared.	Static and global variables are initialized: zero-initialized variables are cleared and the values of other initialized variables are copied from ROM to RAM memory. This initialization can be overrided by returning 0 from thelow_level_init function. Variables declaredno_init are not initialized at all:no_init int i;
Reentrancy and recursive functions	
The SH compiler does not have precompiled libraries, but always builds application specific library files based on the selected header files. The library generator has an option for creating reentrant library files.	The compiler is always reentrant when using the DLIB library.
Other operations	

IAR, IAR Systems, IAR Embedded Workbench, C-SPY, visualState, The Code to Success, IAR KickStart Kit, IAR, and the logotype of IAR Systems are trademarks or registered trademarks owned by IAR Systems. J-Link and J-Trace are trademarks licensed to IAR Systems.

All information is subject to change without notice. IAR Systems assumes no responsibility for errors and shall not be liable for any damage or expenses.

Copyright © 1996-2013 IAR Systems AB. Part number: EWARM_MigratingFromRenesasHEWSH. First edition: June 2013