Registers

Register	Description
RØ	16 bit, General Purpose
R1	16 bit, General Purpose
R2	16 bit, General Purpose
R3	16 bit, General Purpose
R4	16 bit, General Purpose
R5	16 bit, General Purpose
R6	16 bit, General Purpose
R7	16 bit, General Purpose
SP	16 bit, Stack Pointer
PC	16 bit, Program Counter

All registers are 16 bit. ALU operations are 16 bit. 8 bit operations are not natively supported except for extended loads and truncated stores. Registers R0 through R7 are general purpose. Registers SP and PC do not belong to the general set, so they use special purpose instructions.

Status Register

Register	Description
Status I T C Z	Status Register I: Interrupt flag T: Condition flag, result of a compare instruction C, Z: Carry, Zero flags, result of

Compare instructions compare two operands for a specified condition code and set T to 1 if the condition was met or 0 otherwise. C and Z flags are unaffected.

Most ALU arithmetic and logical instructions set C and Z according to the result. Additionally, the Z flag is copied to T. For example, the add instruction will set C to 1 if there was a carry, and both Z and T to 1 if the result was zero.

Conditional instructions such as setcc, selcc and brcc take the T flag as the condition to watch

Condition Codes Summary

Encoding	Machine Name	Alt Names	SR Flags	Description
000	eq	z	Z	Equal than. Zero
001	ne	nz	!Z	Not equal. Not zero
010	uge	hs, c	С	Unsigned greater than or equal. Carry
011	ult	lo, nc	!C	Unsigned less than. Not carry
100	ge	-	S == V	Signed greater than or equal
101	lt	-	S != V	Signed less than
110	ugt	hi	C && !Z	Unsigned greater than
111	gt	-	(S == V) && !Z	Signed greater than
-	ule	ls	!C Z	Unsigned less than or equal Implemented as the opposite of ugt
-	le	-	(S != V) Z	Signed less than or equal Implemented as the opposite of gt

The S and V flags are computed internally to match condition codes, but they are not stored in the status register, or are available to the user.

Instruction Formats

Туре		Е	ncoding			Description
Р	opcode (5)		immedi	iate (11)		Long immediate
I2	opcode (5)	immed	iate (5)	Rs (3)	Rd (3)	Two registers with immediate
I1	opcode (5)		immediate	(8)	Rd (3)	One register with immediate
J	opcode (7)	opcode (7) i			9)	No registers with immediate
R3	opcode (7) Rn (3)			Rs (3)	Rd (3)	Three registers
R2	opcode		Rs (3)	Rd (3)	Zero, One or Two registers	

Opcodes Summary

Туре		Encoding											Description
Р		11	11		o				ac	ia d	iaaa aaaa		Prefix, call immediate
12		(1010	op 01	1101))	k kkkk					Rs	Rd/cc	Load/store/lea with register+immediate, And/compare with immediate
I1		(0100	op 101	0011)		kkkk l			kkl	ck	Rd/cc	Move/add/sub immediate, Load/store indirect, Load/store from stack
J	0	0		111		ор			a aaaa aaaa		a	Conditional/unconditional branch, Add SP	
R3	0	0		(0100	op 101	1011]	Rn Rn				Rs	Rd	Three register ALU operation, Select Load/store with register offset
R2	0	0	0	0		(0000	op 000011111) x			x	Rs/xxx	Rd/xxx	Two register ALU operation, Move, Setcc, Jump/Call Indirect, Zero Operand Instructions
	0	0	0	0	0	0	0	0	0	0	000	000	NOP instruction, emulated through 'mov r0, r0'

Instruction Decoding

Туре		Encoding	Description					
P,I1,I2	en2 ₀₁₀₁₁₁	x	Primary opcode is 2 (*) Secondary opcode is taken from bits 11 to 15					
J,R3	en1 00010011	х	Primary opcode is 1 (*) Secondary opcode is taken from bits 9 to 13					
R2	R2 en0 x Primary opcode is 0 (*) Secondary opcode is taken from bits 7 to 11							
(*) 7 bi	(*) 7 bit microcode instructions are made by combining 2 bit primary opcodes with 5 bit secondary opcodes							

Immediate Fields Decoding

Туре			Е	ncoding			Description
Р	imm3 1111	х		aaa a	iaaa aaaa		
12	imm2 10101110	х	k kkkk x			(
I1	imm1 01001001	х	kkkk kkkk			х	
J	imm1 001111		x	o	ı aaaa aaa	a	

Prefixed instructions

The prefixed instructions are assembler emulated instructions that are made of core instructions preceded by a prefix instruction. The prefix instruction contains a 'p_imm' 11 bit immediate field that expands the functionality of core instructions. The prefix instruction extends the immediate field 'imm' of the next instruction by replacing it with the result of the logical expression: (p_imm << 5) | (imm & 0b11111), thus providing a full 16 bit immediate range to the prefixed instruction.

The following non exhaustive list shows several examples of prefix instruction transformations:

Core Instruction	Prefix	Prefixed Instruction	Description							
Arithmetic, Logic										
add Rd, K, Rd	pfix_k	add Rd, #K, Rd	Add with long immediate. The 8 bit embedded immediate is replaced by a 16 bit one							
and Rd, K, Rd	pfix_k	and Rd, #K, Rd	And with long immediate. The 8 bit embedded immediate is replaced by a 16 bit one							
lea Rs, K, Rd	lea Rs, K, Rd pfix_k		Lea with long immediate. The 5 bit embedded immediate is replaced by a 16 bit one							
Moves										
mov K, Rd	pfix_k	mov #K, Rd	Copy K into Rd. The 8 bit embedded immediate is replaced by a 16 bit one							
Branching and subre	outines									
br%cc Label	pfix_k	br%cc Label	Conditional branch. Branch instruction reach is extended from 9 to 16 bit long offsets							
call Label	call Label pfix_k		Subroutine call. Call instruction reach is extended from 11 to 16 bit addresses							
Memory										
ld.w [Rs, K], Rd	pfix_k	ld.w [Rs, #K], Rd	Load word with immediate offset. The 5 embedded immediate is replaced by a 16 bit one							
ld.w [A], Rd	pfix_k	ld.w [&A], Rd	Load word with immediate absolute address. The 8 bit embedded immediate field is replaced by a 16 bit address							

Carry-in instructions

A number of instructions take the carry flag to enable wider than native operations. For example, a 32 bit addition can be performed on two pairs of registers representing 32 bit values, by sequentially executing 'add' on the lower register operands, followed by an 'addc' on the upper register operands.

The following carry-in instructions are available:

addc Rs, Rn, Rd	Add with carry
subc Rs, Rn, Rd	Subtract with carry
cmpc Rs, Rn	Compare with carry
lsrc Rs, Rd	Shift right through carry

Carry-in instructions are designed to be executed in combination with carry setting instructions of the same family. The Status Register flags after carry-in instructions will correctly reflect the result of the combined operation. Therefore it is safe to use conditional branch or move instructions after them.

Instructions Summary

Category	Assembly Mnemonic	Description		
Arithmetic, Logic				
	add Rd, K, Rd add Rs, Rn, Rd	Add		
	lea Rs, K, Rd lea SP, K, Rd add SP, K, SP	Add address		
	addc Rs, Rn, Rd	Add with carry		
Arithmetic	sub Rd, K, Rd sub Rs, Rn, Rd	Subtract		
	subc Rs, Rn, Rd	Subtract with carry		
	neg Rs, Rd	Negate		
	zext Rs, Rd	Zero extend byte		
	sext Rs, Rd	Sign extend byte		
	sextw Rs, Rd	Sign extend word		
	and Rs, K, Rd and Rs, Rn, Rd	Logical And		
Logic	or Rs, Rn, Rd	Logical Or		
	xor Rs, Rn, Rd	Exclusive logical Or		
	not Rs, Rd	Logical Not		
	asr Rs, Rd	Arithmetic shift right		
Shifts	lsr Rs, Rd	Logical shift right		
	lsrc Rs, Rd	Logical shift right through carry		
Comparison	cmp.%cc Rd, K cmp.%cc Rs, Rn	Compare		
Compartson	cmpc.%cc Rd, K cmpc.%cc Rs, Rn	Compare with carry		
Data moves				
Moves	mov K, Rd mov Rs, Rd mov Rs, SP	Move		
	bswap Rs, Rd	Byte swap		
Condition -1	selcc Rs, Rn, Rd	Select		
Conditional moves	setcc Rd	Set		
Memory access				
	ld.w [Rs, K], Rd ld.w [Rs, Rn], Rd ld.w [&A], Rd ld.w [SP, K], Rd	Load word from memory		
	ld.w {Rs}, Rd	Load word from program memory		
Memory load	ld.sb [Rs, K], Rd ld.sb [Rs, Rn], Rd ld.sb [&A], Rd ld.sb [SP, K], Rd	Load sign extended byte from memory		
	ld.zb [Rs, K], Rd ld.zb [Rs, Rn], Rd	Load zero extended byte from memory		

Category	Assembly Mnemonic	Description	
Momony, shore	st.w Rd, [Rs, K] st.w Rd, [Rs, Rn] st.w Rd, [&A] st.w Rd, [SP, K]	Store word to memory	
Memory store	st.b Rd, [Rs, K] st.b Rd, [Rs, Rn] st.b Rd, [&A] st.b Rd, [SP, K]	Store byte to memory	
Branching and subrout	ines		
Branch instructions	jmp Label jmp Rd	Unconditional branch	
Branch instructions	brcc Label brncc Label	Conditional branch	
Subroutine instructions	call Label call Rd	Call to subroutine	
	ret	Return from subroutine	
Interrupts			
	dint	Disable interrupt	
Interrupt	eint	Enable interrupt	
instructions	reti	Return from interrupt	
	halt	Halts processor	

Instructions Summary, by opcode

Туре	0pcode	Machine Name	Assembly Mnemonic	Description				
Load/st	ore with	immediate	offset					
	10100	lea_mr	lea Rs, K, Rd	Add zero-extended K to Rs, store result in Rd				
_	10101	movw_mr	ld.w [Rs, K], Rd	Load word at aligned memory address Rn+K, store in Rd				
	10110	movzb_mr	ld.zb [Rs, K], Rd	Load byte at memory address Rn+K, zero-extend into Rd				
	10111	movsb_mr	ld.sb [Rs, K], Rd	Load byte at memory address Rn+K, sign-extend into Rd				
	11000	movw_rm	st.w Rd, [Rs, K]	Store Rd in word aligned memory address Rn+K				
	11001	movb_rm	st.b Rd, [Rs, K]	Store lower byte of Rd in memory address Rn+K				
I2	11010	-	-	Reserved				
	11011	and_kr	and Rs, K, Rd	AND zero-extended K with Rd, store in Rd, update SR				
	11100	cmp_rkc	cmp.%cc Rs, K	Compare Rd with sign-extended K and update SR flag				
	11101	cmpc_rkc	cmpc.%cc Rs, K	Compare Rd with sign-extended K and update SR flag				
	11110	-	-	Not Available				
	11111	-	-	Not Available				
				(*) 'K' is a 5 bit immediate in the range 031 extensible to a 16 bit word with the prefix instruction				
Prefix, call immediate								
	11110	call	call &Label	Call immediate				
Р	11111	pfix_k	-	Prefix immediate				
				(*) Label is a 11 bit immediate extensible to a 16 bit word with the prefix instruction				
Move/ad	d/sub imme	ediate, Lo	ad/store indirect, Loa	d/store from stack				
	01000	mov_kr	mov K, Rd	Copy sign-extended K into Rd				
	01001	add_kr	add Rd, K, Rd	Add zero-extended K to Rd, store result in Rd, update SR				
	01010	sub_kr	sub Rd, K, Rd	Subtract zero-extended K from Rd, store in Rd, update SR				
	01011	movw_ar	ld.w [&A], Rd	Load word at aligned memory address A, store in Rd				
	01100	movsb_ar	ld.sb [&A], Rd	Load byte at memory address A, sign-extend into Rd				
	01101	movw_ra	st.w Rd, [&A]	Store Rd in word aligned memory address A				
	01110	movb_ra	st.b Rd, [&A]	Store lower byte of Rd in memory address A				
	01111	lea_qr	lea SP, K, Rd	Add zero-extended K to SP, store result in Rd				
I1	10000	movw_qr	ld.w [SP, K], Rd	Load word at aligned memory address SP+K, store in Rd.				
	10001	movsb_qr	ld.sb [SP, K], Rd	Load byte at memory address SP+K, sign-extend into Rd				
	10010	movw_rq	st.w Rd, [SP, K]	Store Rd in word aligned memory address SP+K				
	10011	movb_rq	st.b Rd, [SP, K]	Store lower byte of Rd in memory address SP+K				
	10100	-	-	Not Available				
	10101	-	-	Not Available				
	10110	-	-	Not Available				
	10111	-	-	Not Available				
(*) 'K' is a 8 bit immediate in the range 0255, or -128+127 extensible to a 16 bit word with the prefix instruction								
Three r	egister Al	∟U operati	on					
	01000	cmp_rrc	cmp.%cc Rs, Rn	Compare Rs with Rn and update SR flags				
	01001	cmpc_rrc	cmpc.%cc Rs, Rn	Compare Rs with Rn and update SR flags				

Туре	0pcode	Machine Name	Assembly Mnemonic	Description		
R3	01010	sub_rrr	sub Rs, Rn, Rd	Rd = Rs - Rn, update SR		
	01011	subc_rrr	subc Rs, Rn, Rd	Rd = Rs - (Rn+C), update SR		
	01100	or_rrr	or Rs, Rn, Rd	Rd = Rs Rn, update SR		
	01101	and_rrr	and Rs, Rn, Rd	Rd = Rs & Rn, update SR		
	01110	xor_rrr	xor Rs, Rn, Rd	Rd = Rs ^ Rn, update SR		
	01111	adc_rrr	addc Rs, Rn, Rd	Rd = Rs + (Rn+C), update SR		
Load/store with register offset						
	10000	add_rrr	add Rs, Rn, Rd	Rd = Rs + Rn, update SR		
	10001	movw_nr	ld.w [Rs, Rn], Rd	Load word at aligned memory address Rs+Rn, store in Rd		
	10010	movzb_nr	ld.zb [Rs, Rn], Rd	Load byte at memory address Rs+Rn, store in Rd		
	10011	movsb_nr	ld.sb [Rs, Rn], Rd	Load byte at memory address Rs+Rn, store in Rd		
R3	10100	movw_rn	st.w Rd, [Rs, Rn]	Store Rd in word aligned memory address Rs+Rn		
	10101	movb_rn	st.b Rd, [Rs, Rn]	Store lower byte of Rd in memory address Rn+Rs		
	10110	-	<u>-</u>	Reserved		
	10111	-	_	Reserved		
Select						
	11000	sel_rrr	selcc Rs, Rn, Rd	Conditional select. Copy Rs to Rd if T flag is set otherwise copy Rn to Rd		
	11001	-	-	Reserved		
	11010	-	-	Reserved		
R3	11011	-	-	Reserved		
	11100	-	-	Not Available		
	11101	-	-	Not Available		
	11110	-	-	Not Available		
	11111	-	-	Not Available		
Conditional/unconditional branch, Add SP						
	11100	br_nt	brncc Label	Conditional PC relative branch if T flag is not set, otherwise proceed with the next instruction		
	11101	br_t	brcc Label	Conditional PC relative branch if T flag is set, otherwise proceed with the next instruction		
J	11110	jmp_k	jmp Label	Unconditional PC relative branch to Label		
	11111	add_kq	add SP, K, SP	Add signed immediate to SP		
	(*) 'Label' and 'K' are 9 bit signed immediates extensible to a 16 bit word with the prefix instruction					
Two reg	ister Mov	e, ALU ope	ration			
	00000	mov_rr	mov Rs, Rd	Copy Rs to Rd		
	00001	mov_rq	mov Rs, SP	Copy Rs to SP		
	00010	zext_rr	zext Rs, Rd	Move zero-extended Rs low byte to Rd		
R2	00011	sext_rr	sext Rs, Rd	Move sign-extended Rs low byte to Rd		
INZ.	00100	bswap_rr	bswap Rs, Rd	Move the swapped bytes of Rs to Rd		
	00101	sextw_rr	sextw Rs, Rd	Sets Rd to all ones if Rs is negative, or zero otherwise		
	00110	-	-	Reserved		
	00111	movw_pr	ld.w {Rs}, Rd	Load Program Memory		
Two Register ALU Operation						

Туре	0pcode	Machine Name	Assembly Mnemonic	Description		
R2	01000	lsr_rr	lsr Rs, Rd	Logical shift right. Bit 0 is shifted to the C Flag. Bit 15 is set to zero.		
	01001	lsrc_rr	lsrc Rs, Rd	Shift Right through carry. Bit 0 is shifted to the C Flag. The old C flag is shifted to bit 15		
	01010	asr_rr	asr Rs, Rd	Arithmetic shift right. Bit 0 is shifted to the C Flag. bit 15 is preserved		
	01011	-	_	Reserved		
	01100	-	-	Reserved		
	01101	neg_rr	neg Rs, Rd	Rd = 0 - Rs, update SR		
	01110	not_rr	not Rs, Rd	Rd = ~Rs, update SR		
	01111	-	-	Reserved		
	(*) Left shifts are implemented with the add and addc instructions					
Branch/Call indirect, Setcc						
	10000	jmp_r	jmp Rd	Jump to Rd		
R2	10001	call_r	call Rd	Subroutine call to Rd		
	10010	set_1r	setcc Rd	Conditional set. Move 1 to Rd if T flag is set, otherwise move 0 to Rd		
	10011	set_rr	setcc Rs, Rd	Conditional set. Move Rs to Rd if T flag is set, otherwise move 0 to Rd (Not Implemented)		
	10100	-	-	Reserved		
	10101	-	-	Reserved		
	10110	mov_sr	mov SR, Rd	Copy Status Register to Rd (Not implemented)		
	10111	mov_rs	mov Rd, SR	Restore Status Register from Rd (Not implemented)		
Zero Operand Instructions						
R2	11000	ret	ret	Return from subroutine		
	11001	reti	reti	Return from interrupt		
	11010	dint	dint	Disable interrups		
	11011	eint	eint	Enable interrupts		
	11100	halt	halt	Halts processor and sets it into program mode		
	11101	-	-	Reserved		
	11110	-	-	Reserved		
	11111	-	-	Reserved		