



t4_21 Project Status			
<b>Project File:</b>	TestingAndFaultToleranceInDigitalSystems.xise	<b>Parser Errors:</b>	No Errors
<b>Module Name:</b>	t4_21	<b>Implementation State:</b>	New
<b>Target Device:</b>	xc6slx45-3csg324	• <b>Errors:</b>	
<b>Product Version:</b>	ISE 14.7	• <b>Warnings:</b>	
<b>Design Goal:</b>	Balanced	• <b>Routing Results:</b>	
<b>Design Strategy:</b>	<a href="#">Xilinx Default (unlocked)</a>	• <b>Timing Constraints:</b>	
<b>Environment:</b>		• <b>Final Timing Score:</b>	

Detailed Reports 					
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report					
Translation Report					
Map Report					
Place and Route Report					
Power Report					
Post-PAR Static Timing Report					
Bitgen Report					

Secondary Reports 		
Report Name	Status	Generated

**Date Generated:** 04/16/2019 - 18:22:56