

32K × 8 HIGH SPEED CMOS STATIC RAM

GENERAL DESCRIPTION


The W24257A is a high speed, low power CMOS static RAM organized as 32768×8 bits that operates on a single 5-volt power supply. This device is manufactured using Winbond's high performance CMOS technology.

FEATURES


- High speed access time: 10/12/15/20 nS (max.)
- Low power consumption:
 - Active: 400 mW (typ.)
- Single +5V power supply
- · Fully static operation

- · All inputs and outputs directly TTL compatible
- Three-state outputs
- Available packages: 28-pin 300 mil SOJ, 330 mil SOP, skinny DIP and standard type one TSOP (8 mm × 13.4 mm)

PIN CONFIGURATIONS



BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0-A14	Address Inputs
I/O1–I/O8	Data Inputs/Outputs
CS	Chip Select Input
WE	Write Enable Input
ŌĒ	Output Enable Input
VDD	Power Supply
Vss	Ground



DC CHARACTERISTICS

Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Supply Voltage to Vss Potential	-0.5 to +7.0	V
Input/Output to Vss Potential	-0.5 to VDD +0.5	V
Allowable Power Dissipation	1.0	W
Storage Temperature	-65 to +150	°C
Operating Temperature	0 to +70	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

TRUTH TABLE

CS	ŌĒ	WE	MODE	I/O1–I/O8	VDD CURRENT
Н	Х	Х	Not Selected	High Z	ISB, ISB1
L	Н	Η	Output Disable	High Z	IDD
L	L	Η	Read	Data Out	IDD
L	X	L	Write	Data In	IDD

OPERATING CHARACTERISTICS

 $(VDD = 5V \pm 10\%, VSS = 0V, TA = 0 \text{ to } 70^{\circ} \text{ C})$

PARAMETER	SYM.	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Input Low Voltage	VIL	-	-0.5	-	+0.8	V	
Input High Voltage	VIH	-		+2.2	-	VDD +0.5	V
Input Leakage Current	I⊔	VIN = VSS to VDD		-10	-	+10	μΑ
Output Leakage	ILO	$V_{I/O} = V_{SS}$ to V_{DD} , $\overline{CS} = V_{I/O}$	IH	-10	-	+10	μΑ
Current		or $\overline{OE} = VIH$ or $\overline{WE} = VIL$					
Output Low Voltage	Vol	IOL = +8.0 mA	IOL = +8.0 mA				V
Output High Voltage	Vон	Iон = -4.0 mA		2.4	-	-	V
Operating Power	IDD	CS = VIL, I/O = 0 mA	10	-	-	170	mA
Supply Current		Cycle = MIN	12	-	-	160	mA
		Duty = 100%	15			150	mA
			-	-	140	mA	
Standby Power	ISB	CS = VIH	-	-	30	mA	
Supply Current		Cycle = MIN, Duty = 100%					
	ISB1	CS ≥ VDD -0.2V		-	-	10	mA

Note: Typical characteristics are at VDD = 5V, $TA = 25^{\circ} C$.



CAPACITANCE

(VDD = 5V, TA = 25° C, f = 1 MHz)

PARAMETER	SYM.	CONDITIONS	MAX.	UNIT
Input Capacitance	CIN	VIN = 0V	8	pF
Input/Output Capacitance	CI/O	Vout = 0V	10	pF

Note: These parameters are sampled but not 100% tested.

THERMAL RESISTANCE

PARAMETER	SYM	CONDITIONS	MAX.	UNIT
Junction to Case Thermal Resistance	θις	A. F. R. = 1m/sec, TA = 25° C	20	°C/W
Junction to Ambient Thermal Resistance	θја	A. F. R. = 1m/sec, T _A = 25° C	60	°C/W


Note: These parameters are only applied to "TSOP" and "SOJ" package types.

AC TEST CONDITIONS

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	5 nS
Input and Output Timing Reference Level	1.5V
Output Load	CL = 30 pF, IOH/IOL = -4 mA/8 mA



AC TEST LOADS AND WAVEFORM





AC CHARACTERISTICS

(VDD = 5V $\pm 10\%,\, \text{Vss} = 0\text{V},\, \text{Ta} = 0\;\; \text{to}\; 70^{\circ}\; \text{C})$

Read Cycle

PARAMETER	SYM.	W24257A-10		W24257A-12		W24257A-15		W24257A-20		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	TRC	10	-	12	-	15	1	20	-	nS
Address Access Time	Таа	-	10	-	12	-	15	-	20	nS
Chip Select Access Time	Tacs	-	10	-	12	-	15	-	20	nS
Output Enable to Output Valid	TAOE	-	5	-	6	-	7	-	10	nS
Chip Selection to Output in Low Z	TcLz*	3	-	3	-	3	-	3	-	nS
Output Enable to Output in Low Z	Tolz*	0	-	0	-	0	-	0	-	nS
Chip Deselection to Output in High Z	TcHz*	-	5	-	6	-	7	-	10	nS
Output Disable to Output in High Z	Тонz*	-	5	-	6	-	7	-	10	nS
Output Hold from Address Change	Тон	3	-	3	-	3	-	3	-	nS

^{*} These parameters are sampled but not 100% tested.

Write Cycle

PARAMETER		SYM.	W242	W24257A-10 W24257A-12		W24257A-15		W24257A-20		UNIT	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Write Cycle Time		Twc	10	-	12	-	15	-	20	-	nS
Chip Selection to End of \	Vrite	Tcw	9	-	10	-	13	-	17	-	nS
Address Valid to End of V	Vrite	Taw	9	-	10	-	13	-	17	-	nS
Address Setup Time	Address Setup Time		0	-	0	-	0	-	0	-	nS
Write Pulse Width	Write Pulse Width		9	-	10	-	10	-	12	-	nS
Write Recovery Time	CS, WE	Twr	0	-	0	-	0	-	0	-	nS
Data Valid to End of Write)	Tow	6	-	7	-	9	-	10	-	nS
Data Hold from End of W	rite	TDH	0	-	0	-	0	-	0	-	nS
Write to Output in High Z		Twnz*	-	6	-	7	-	8	-	10	nS
Output Disable to Output in High Z		Тонz*	-	6	-	7	-	8	-	10	nS
Output Active from End o	f Write	Tow	0	-	0	-	0	-	0	-	nS


^{*} These parameters are sampled but not 100% tested.



TIMING WAVEFORMS


Read Cycle 1

(Address Controlled)




Read Cycle 2

(Chip Select Controlled)



Read Cycle 3

(Output Enable Controlled)






Timing Waveforms, continued


Write Cycle 1

(OE Clock)



Write Cycle 2

(OE = VIL Fixed)



Notes:

- 1. During this period, I/O pins are in the output state, so input signals of opposite phase to the outputs should not be applied.
- 2. The data output from Dout are the same as the data written to DIN during the write cycle.
- 3. Dout provides the read data for the next address.
- 4. Transition is measured ± 500 mV from steady state with CL = 5 pF. This parameter is guaranteed but not 100% tested.



ORDERING INFORMATION

PART NO.	ACCESS TIME (nS)	OPERATING CURRENT MAX. (mA)	STANDBY CURRENT MAX. (mA)	PACKAGE
W24257AK-10	10	170	10	300 mil skinny DIP
W24257AK-12	12	160	10	300 mil skinny DIP
W24257AK-15	15	150	10	300 mil skinny DIP
W24257AK-20	20	140	10	300 mil skinny DIP
W24257AJ-10	10	170	10	300 mil SOJ
W24257AJ-12	12	160	10	300 mil SOJ
W24257AJ-15	15	150	10	300 mil SOJ
W24257AJ-20	20	140	10	300 mil SOJ
W24257AS-10	10	170	10	330 mil SOP
W24257AS-12	12	160	10	330 mil SOP
W24257AS-15	15	150	10	330 mil SOP
W24257AS-20	20	140	10	330 mil SOP
W24257AQ-10	10	170	10	Standard type one TSOP
W24257AQ-12	12	160	10	Standard type one TSOP
W24257AQ-15	15	150	10	Standard type one TSOP
W24257AQ-20	20	140	10	Standard type one TSOP

Notes:


^{1.} Winbond reserves the right to make changes to its products without prior notice.

^{2.} Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.




PACKAGE DIMENSIONS

28-pin P-DIP Skinny




28-pin Small Outline J Band






Package Dimensions, continued

28-pin SO Wide Body



28-pin Standard Type One TSOP







Headquarters

No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5792647 http://www.winbond.com.tw/ Voice & Fax-on-demand: 886-2-7197006

Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd., Taipei, Taiwan TEL: 886-2-7190505 FAX: 886-2-7197502

Winbond Electronics (H.K.) Ltd. Rm. 803, World Trade Square, Tower II, 123 Hoi Bun Rd., Kwun Tong, Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064 Winbond Electronics North America Corp. Winbond Memory Lab.
Winbond Microelectronics Corp.
Winbond Systems Lab.
2730 Orchard Parkway, San Jose,
CA 95134, U.S.A.

TEL: 1-408-9436666 FAX: 1-408-9436668

Note: All data and specifications are subject to change without notice.