Homework Ch.4 Part 2

John (Tangemi U6871-4612 CDA 3163

3 End-of-Chapter Exercises

- 1) What are the main functions of the CPU?
 - ⇒ The CPU is responsible for fetching program instructions, decoding each instruction that is fetched, and performing the indicated sequence of operations on the correct data (ie. the Fetch-Decode-Execute cycle).

The CPU consists of two main components, the datapath of the control unit. Together, these components carryout the Fetch-Decade-Execute cycle.

- · Patapath: network of negisters and an ALU connected by boses or common pathways where the timing is controlled by clocks.
- · Control unit: responsible for sequencing operations and organizing data in the correct time.
- 2) How is the AW related to the CPU? What are its main functions?
 - > The flu belongs to the Datapath portion of the CPU. Its main functions are to carry out logic operations of arithmetic operations required during program execution.
- 9) Suppose that a ZM \times 16 main memory is built using 256 k \times 8 PAM chips and memory is word addressable. (Assuming 1 word = 16 bits)
 - A) How many RAM drips are necessary?
 - > Total memory capacity: [ZM x 16]

· Length = 2M = 2.20 = 221 items

· width = 16 bits = 1 word per item

. Total words = length x width = 221 items x 1 word = 221 words of memory item

Total memory capacity: [2561 × 8] RAM

• length = $256 \, \text{K} = 2^8 \cdot 2^{10} = 2^{18}$ items per chip

· width = 8 bits = 1 word per item

• Words per chip = length x width = $2\frac{18}{\text{chip}} \times \frac{1 \text{word}}{2 \text{ item}} = 2^{18}/2' = 2^{17} \text{words per chip}$

• # of chips =
$$\frac{\text{Total words}}{\text{words per chip}} = \frac{2^{21} \text{ words}}{2^{17} \text{ words per chip}} = 2^{14} = \frac{16 \text{ chips}}{2^{18} \text{ words per chip}}$$

- 6) How many RAM chips are there per memory word? \Rightarrow Since there is 16 bits per memory word and each RAM chips


 width is 8 bits then $2^4/1^3 = 2^4$ chips = (2RAM) chips
- C) How many address bits are needed for each RAM chip? $\Rightarrow \text{ The longth of a RAM chip} = 256 \text{ K} = 2^{18} \text{ items} = 2^{N}$ where N = address bits = (18 bits for address)
- D) How many banks will this aremony trave? $\Rightarrow \text{ Each 256K} \times \text{ 8 RAM Chip is part of a 256K} \times \text{ 16 aremony bank},$ there fore the number of banks is given by... $\text{Length of memory / Length of 12AM} = \frac{2M}{256K} = \frac{2^{21}}{2^{18}} = \frac{2^3}{8} = \frac{8 \text{ banks}}{8}$
- E) How many address bits are needed for all of memory?


 Trom part A, Length of main memory = 2M = 221 addressable ctems = 2N

 Where N = address bits

 = 21 bits for address
- F) If high-order interleaving is used, where would address 14 (E in hex) be located?

≥ 21 bits for address, 18 bits for offset, ¢ 3 bits to determine chip






• Either representation of high-order intercleaving shows that address 14's location would be found in Bank O and at the 14th offset

(a) If low-order interleaving is used, where vacual address 14 (E in Hex) be located?

>> 21 bits for address, 18 bits for affect, & 3 bits to determine bank



- Bank = 1102 = 6 & offset = 1
- 12) Computer has memory unit with 32 bits per word. Instruction set consists of 110 different operations. All instructions have an opcode and two address fields; one for memory address of one for register address. System includes 8 general-purpose registers that may be loaded directly from memory and memory may be updated directly from the registers. Direct memory to memory data movement operations are not supported. Each instruction is stored in one world of memory.
 - A) How many bits needed for the opcode?

 Siven 110 operations in the instruction set, one would need

 27 capacity or 7 bits for opcode
 - B) How many bits needed to specify the register?


 Want the bits for register address...

 Given the system has 8 registers, one would need

 23 addresses or 3 bits for register address
 - c) How many bits are left for the memory address part of the instruction?

 3 since a single instruction = losord = 32 bits, then

 31-7-3 = (22 bits for memory address)



- D) What is the maximum allowable size for memory?
 - > Want length x width, assuming that memory is word addressable ...

*length =
$$2^N$$
 items where $N =$ bits for memory address = 22 bits = $2^{22} = 2^2 \cdot 2^{20} = 4M$

- · width = # of words per item = 1 word per item = 32 bits
- Max size for memory is 4M x 32
- E) What is the largest unsigned binary number that can be accommodated in word of memory?

$$\Rightarrow 1 \text{ word} = 32 \text{ bits thus } 2^{32} - 1 = 4,294,967,295$$
(IIII IIII IIII IIII IIII IIII)₂ = $2^{N} - 1 = 2^{32} - 1$

- 13) Assume a 220 byte memory
 - A) What are the lowest and highest addresses if memory is type addressable?
 - B) What are the lowest and highest addresses if memory is word addressable, assuming a 16-bit word?

- c) what are the lowest and highest addresses if memory is word addressable, assuming a 32-bit word?

* 18 bit addresses

- 16) Explain the steps in the fetch-decode-execute cycle. Include what is happening in the various registers...
 - => Fetch_
 - · Copy contents of the PC to the MAR; that is the address of the next instruction to be executed is copied into the memory address register.

MAR - PC

Fetch the instruction found in memory at the address given by the memory
address register and place the instruction that includes an opcode
and an address to the opcode's argument into the instruction register.

IR - M[MAR]

· Increment the program counter so that it points to the address of the next instruction.

PC 4- PC+1

Decade

o Copy the first 12 bits of the instruction register value, the instruction's address, into the memory address register.

MAR - IR[11-0]

• Decade the last 4 bits of the instruction register, the instruction's opcode, to get the machine instruction to perform.

Decode IR[15-12]

Execute

of the instruction involves data that needs to be operated on then fetch the data from its place in nemony using the address in the hemony address register and place the data into the memory buffer register or possibly the accomulator.

MBR - M[MAR]

· Execute the actual Instruction

- 18) Explain why, in MARIE, the MAR is only 12 bits wide and the AC is 16 bits wide.
 - The MAR (memory address negrester) is used to store the memory address of data being referenced by the current instruction. In MARIE the instruction size is I word or 16 bits with 12 bits for the address of an instruction, and since only 12 bits need to be stored when referencing data for an instruction, the MAR is made to accompate 12 bits.

The AC (accomplator register) is a ganual-purpose register that holds data the CPU needs to process. In MARIE the instruction size is I word or 16 bits, and since the AC needs to handle the maximum size of an instruction it was made to accomplate 16 bits.

21) (onsider the MARIE program ...

Hex Address	Label	Instruction	
100	Start,	LOAD A	renouchto
_101	ADO B		
102	Store D		
103	CLEAR		
104	OUTPUT		
165	ADVI D		
_106	STORE B		
107	- Topic Condition Consumer Control Statement of Control Contro	HALT	No. of Section
, 108	A.	HEX OFC	
, 109	<u></u>	DEC 14	
, 10A	C,	HEX 0108	
108	p,	HEX 0000	

Hex to Binary

0	0000
1	0001
2	0010
3	0011
4	0 100
5	0 101
6	0110
7	0111
8	1000
9	1001
Ĥ	1010
В	1011
С	1100
a	1101
3	1110
F	1 1 1 1

A) List the hexidecimal code for each instruction

•	(1.0 1.0 1.0 0.00		. 1		.01 .01.0		
	LOAD A:	(0001)2	>	1 [A]		1108	
	ADD B:	(0011)2	⇒	3[B]	=	3 109	
	STORE D:	(0010)2	⇒	2[D]	=	2 10B	<u> </u>
	CLEAR :	(1010)2	⇒	A		A 000	
-	OUTPUT :	(0110)2	⇒	6	=	6 000	
	ADDID:	(1011)z	今	B [0]		BIOB	manufacture of the same of
-	STORE B:	(0010)2	⇒	2[B]	=	2 109	general in the conting of the
,	HALT :	(0111)2	=>	7	=	7000	
		4		*	*		
		Opcode			ecimal		
		•		code	ે		

0		
Symbol	Address	
Start	100	
A	108	
В	109	
C	10A	
D	108	
	l	

=> Given that at hex address 109, for the ADDI D instruction, the value of
$$A = 0.05C_{16}$$
, $B = 14_{10}$, $C = 0.08_{16}$, $P D = 0.00A_{16}$. Thus, after ADDI D the AC contains the decimal value 2.64

Decipher the following MARIE machine larguage instructions (write the assembly language equivalent)

* Opcode = bits 12-15, operand = bits 0 to 11 = 3 bit hex address

A) 0010 000000000 0111
$$\Rightarrow$$
 opcode: 0010₂ = Store & operand: $7_{10} = 607_{16}$

Store 007_{16}

26) Write the following code segment in MARIE's assembley language

$$\begin{cases}
if x>1 & \text{then} \\
y=x+x; \\
x=0; \\
\text{end if}; \\
y=y+1;
\end{cases}$$

$$\Rightarrow$$

Address	Label	Instruction
100		LOAD X
101		SUBT ONE
102	If,	SKIPCOND 800
10.3	and also also the first of the	Jump Else
104		ADD ONE
105		ADD X
106		STORE Y
107	the property of the authority of the control of the	CLEAR
108	and the control of th	STORE X
109	Else,	LOAD Y
POI	ALTERNATION AND THE COLUMN TO SERVICE AND ADDRESS OF THE COLUMN TO SERVICE AND ADDRES	ADD ONE
108		STORE Y
100		HALT
100	one,	DEC 1
108	X ,	DEC 5
104	Υ,	DEC 10


Gave arbitrary values for X & Y

- 35) Marke somes the return address for a subroutine in memory, at a location designated by the <u>InS</u> instruction. In some architectures, this address is stored in a register, and in many it is stored on a stack. Which of these methods would best handle recorsion?
 - > Storing the return address on the stack (or "pushing") using the Jns instruction would allow for the "completed" recursive subroutine to remove the last (or "pop") value for the address to return, from the top of the stack. A pseedo-rewind using addresses allows the program to resume normally from a recursive function.

T3 Cr

48) Draw the timing diagram for MARIE'S <u>Subt</u> instruction using the format of Figure 4.16

MAR - IR[11-0] Read (111) Write (001) To Pop. P2 P3 MBR - MEMAB) Read (000) Write (011) T, P3 P4 AC - AC-MBR AREAD (011) Write (100) T2 Pop. P5 A1



* shaded regions correspond to

the signal being "high" otherwise

it is "low"

50) Using the coding in table 4.9, translate into binary the mnemonic Microcode instructions given in figure 4.23 for the 1st nine lines of the table (fetch-decode-execute cycle)

Address (7 bits)	Micro Op 1 (5645)	MicroOp 2 (Sbits)	Jump	Dest (7 bits)
000000	01010	0000	0	0606000
6000601	00 11 0	06000	0	000000C
0000010	10601	00000	0	C000060
0000011	01660	00000	0	0 006060
0006100	11 000	0.0000	1	0100000
0000101	11000	0.0010	1	0100111
0000110	11 000	00100	1	0101010
0000111	11 000	00110	ı	0101100
0001000	11 000	01000		0101111

53) Using Figure 4.23, write the binary microcode for MARIE'S Add instruction. Assume the microcode begins at instruction line number 01101002.

Addross	MicroOpl	MicroOp2	JOMP	Dest
0000000	01610	0,000	0	0000000
0600601	00110	60000	0	000000
0000010	10001	00000	0	000000
0000011	01000	00000	O CONTRACTOR OF THE CONTRACTOR	6000000
0000111	11 060	60110	1	0110100
0110100	01011	0000	0	0.000000
0110101	0/10/	00000	0	0060600
0110110	00100	06000		0600000
and the paper of a paper of the	alanta (an in managan m			

1 True / False

- 1) If a computer vises hardwised control, the microprogram determines the instruction set for the machine. This instruction set can never be changed unless the architecture is redesigned.
 - ⇒ False, microprograms are not used for hardwired control
- 2) A branch instruction changes the flow of information by changing the PC.
 - ⇒ True, whether unconditional or conditional branching the PC 15 manipulated
- 3) Registers are storage locations within the CPU itself.
 - ⇒ True, registers stone binary data using a collection of Dflip-flops
- 4) A two-pass assembler generally creates a symbol table during the first pass and finishes the complete translation from assembly language to machine instructions on the second.

=> True

- 5) The MAR, MBR, PC, and IR registers in MARIE can be used to hold arbitrary data values.

 False, only the AC is a general-purpose register
- b) MARIE has a common bus scheme, which means a number of entities share the bus.

 => True, all registers and memory can access the bus but only one atatime
- 7) One-to-One correspondance by assembly language 4 machine instructions.

 => True
- 8) If a computer uses microprogrammed control, the unicroprogram determines the instruction set for the machine.

⇒ True