- 1
- \odot Assume a byte-addressable machine that uses 37 bit integers and you are storing the hex value 1234 at address \circ :
 - A) Show how this is stored on a big end an machine
 - Address is 4 bytes long (32 bits = 4 bytes)
 - 1234 to binary is 0001 0010 0011 0100z (2 bytes)

		0011 0100	0001 0010	,
00	00	34	12	
11	10	01	00	← Address

- * Most significant byte is stored at the lowest address: 000100102
- B) Show how this is stored on a little endian machine
 - * Address is 4 bytes long
 - 1234 16 to binary is 0001 0010 0011 01002 (2 bytes)

00	00	0001 0010 12	34	
h	10	01	SO	- Address

- * Least significant byte is stored at the lowest address: $0011\,0100_2$
- c) If you wanted to increase the hex value to 123456, which byte assignment would be more efficient?
 - Since the hex value is 3 bytes and address is 4 bytes then
 you must Little Endian blc it allows for odd address reads & writes

1 Byte-addressable machines with 32-bit words. Draw diagram of memory for Little Endian and Big Endian. Assume address starts at 1016.

Address —	0000 1000	0001 0001	0001 0010	0001 0011
Big Endian	45	67	७५	A1
Little Endian	A1	89	67	45
	1016	11 110	1216	1316

B) 0000058A16

/·•	Address -	0001 6000	0001 0001	00010010	0001 0011
	Big Endian	00	∞	05	8A
	Little Endian	8A	05	00	∞
		10,6	ال ان	12 16	13 16

C) 14148888₁₆

Address -	0000 1000	0001 0001	0001 0010	0001 0011
Big Endian	14	14	88	88
Little Endlan	88	46	14	14
,	1016	11 16	1216	1316

9 First two bytes of a ZM×16 main memory have the following hex values:

Byte D is FE & Byte 1 is 01

If these bytes hold a 16 bit two's complement integer, what is its actual decimal value if:

- A) memory is big endian?
 - Assuming Byte O is followed by Byte 1 (FEOI16)
 - → Must significant byte is lowest address:

Address
$$OO_2$$
 OI_2 \Rightarrow IIII IIIO 0000 0001₂ FE OI

- B) memory is little endian?
 - Assuming Byte 0 is followed by Byte 1 (FEOI16)
 - Least significant byte is lowest address:

Address
$$00_2$$
 01_2 $\Rightarrow 0000 0001 1111 1110_2$

- (5) What Kinds of proteems do you think endian-ness can cause if you wished to transfer data from a big endian machine to a little endian machine?
 - For a single data element on a specific architecture, it is clear that conflicts between the two systems will arise as the byte-order interpretentions are particular to their architecture. Also, as shown in the previous exercise (4) the decimal valve encodings are not an exact are to one correspondence and this could cause severe problems with storing and reading data.

- (8) A computer has 32 bit instructions and 12 bit addresses. Suppose there are 250 2-address instructions. How many 1-address instructions can be formulated?
 - Find the total # of bit patterns allowed for 32 bit instructions... 2^{32} instructions (bit patterns)
 - Find the # of bit patterns used thus far ...

 250 2-address instrs \Rightarrow 250 × 2¹² × 2¹² = (250) 2²⁴ bit patterns used
 - Number of remaining bit patterns ...

 Total bit patterns bit patterns used = 2^{32} (250) 2^{24} bit patterns available
 - Tet x = # of instris with 1 address then ... x = # of instris $\Rightarrow x \cdot 2^{12} = (x) \cdot 2^{12}$ bit patterns desired

bit patterns available = bit patterns desired
$$2^{32} - (250)2^{24} = (\chi) Z^{12}$$

$$\chi = \frac{2^{32} - (250)Z^{24}}{Z^{12}} = Z^{20} - (250)Z^{12}$$

$$= Z^{12}(2^8 - 250) = (6 \times Z^{12})$$

- * There can be 6 x 212 1-address instructions
- 9 (onvert the following expressions from infix to reverse Polish (postfix) notation.

A)
$$(8-6)/2 \Rightarrow [86-]/2 \Rightarrow (86-2/$$

B)
$$(2+3) \times 8/10 \Rightarrow [23+] \times 8/10 \Rightarrow [23+] \times [810] \Rightarrow [23+810] \times$$

(F) Given instruction LOAD 1000. Assuming R1 is implied in the indexed addressing mode, determine the actual value loaded into the AC.

1000	1400	R1
11 00	400	200
1200	1000	
1300	11.00	
1400	1300	

Mode	Value into AC	
Immeadiate	1000	(1000)
Direct	1400	(1000=1400)
Indirect	1300	(1000 = 1400 = 1500)
\ndexed	1000	(1600 + 200)

Mon-pipelined system takes 200 ns to piccess a task. Same task can be processed in a 5-stage pipeline with a clock cycle of 40 ns. Determine the speedup ratio of the pipeline for 200 tasks. What is the maximum speedup that could be achieved with the pipeline unit over the non-pipelined unit?

 \Rightarrow The speedup ratio for 200 tasks:

Speedup =
$$\frac{n + n}{(k + n - 1) + p} = \frac{200(5 \times 46)}{(204)46} = 4.9$$

- \Rightarrow The maximum speedup is the theoretical speedup and that is equal to the # of stayes for a pipeline (K) = 5
- A Non-pipelined system takes 100 ns to process a task. The same task can be processed in a 5-staye pipeline with a clock cycle of zons. Determine speedup ratio of the pipeline for 100 tasks. What is the theoretical speedup of the pipelined system over the non-pipelined system?

>> Speedup ratio for 100 tasks:

Speedup =
$$\frac{n t_n}{(k+n-1)tp} = \frac{(100)(5.20)}{(104)20} = \frac{4.8}{104}$$

- => Theoretical speedup is equal to the # of pipeline stages (11) = 5
- (23) A digital computer has a memory unit with 24 bits per word. The ISA consists of 150 different operations. An instrs have an opcode and an operand (allowing for only 1 address). Each instr is stored in one word of memory.

- A) How many bits are needed for the operations, need n from $Z^n \ge 150$ n=8 bits for operate
- B) How many tits seft for the operand?

 8 bits for operate leaves (24-8) 16 bits for address)
- c) What is the maximum allowable size for memory?

length =
$$2^{16}$$
 addresses = $2^{6} \cdot 2^{10} = 64 \text{ K}$

- o) what is the largest unsigned binary number that can be accommodated in one word of memory?
 - → 1 word = 24 bits then $(2^{24} 1)$ is largest unsigned binary number
- (24) The memory unit of a compoter has 2510k words of 32 bits each. The compoter has an 15A format with 4 fields: opcode, mode, register address, memory address.

 Made field specifies 1467 addressing modes & register address specifies 140 60 registers. Assume an instr is 32 bits long.

	opcale	mode	Register	memory	} instr=32 bits
(3)	1 2-27)	3 bits	6 bits	1 256K =	18 bits
=	5 bits				

- A) Made field = 3 bits
- B) Register field = 6 bits () Address field = 18 bits
- D) Opcode field = 5 bits
- An instruction takes 4 cycles to execute in a non-pipelined CPU: one cycle to fetch an instr, one cycle to derode instr, one cycle to perform ALV operation, & one Cycle to store the resolt. In a CPU with 4-staye pipeline, the instr still takes 4 cycles to execute, how can we say the pipeline speeds up the execution of the program?
 - Friven a single instruction the non-pipelined system vs. the pipelined system is the same because for an instruction, non-pipelined is ntn = 1(K·tp) and pipelined is (K·tp), and therefore both are equal. However if given a group of instructions the parallel execution of a pipelined system allows for a theoretical speedup of 4 times.

2) The advantage of zero-address instruction composers is that they have short programs; the disadvantage is that the instructions require many bits, making them very long.

⇒ False

- Fero-address instructions have only a single field for their ISA, the speade. Given just an operate field (fewer bits) the architecture must implement the use of a stack to perform operations that require two or three operands. Also, due to the nature of the zero address instruction of the stack architecture, as the # of operands decrease the # of instructions to execute code increases, thus the size for programs is larger than other operand storage architectures.
- 3) If instruction takes less time to execute on a processor using an instruction pipeline than on a processor without an instruction pipeline.

- For single instruction programs the clock cycle time of a non-pipelined us. pipelined system is the same. Its shown by the equations for a single instruction, non-pipelined: $n \cdot t_n = n(\kappa \cdot t_p)$ of pipelined: $k \cdot t_p$, with n=1 then the equations are equal.
- 3) Express answer in powers of two:
 - A) How many bytes are in 16TB?

B) How many bytes are in 20MB?

$$\Rightarrow$$
 20.MB = $5(1^2) \cdot 2^{20} = (5)2^{22}$ bytes

c) How many bytes are in 16GB-46MB?

=> 16GB =
$$2^4 \cdot 2^{30} = z^{34}$$
 bytes & 4GMB = $(5) 2^3 \cdot 2^{20} = (5) 2^{23}$ bytes

 $(2^{34} - (5) 2^{23})$ bytes

- D) How many nanoseconds are in Z^{20} microseconds?

 Thus the difference is 10^{-6} & nano is 10^{-9} thus the difference is 10^3 .
 - => 1048576 × 103 = 1.048576 × 109 nanoseconds
- How many unique values can be represented by:
 - A) A 2-bit value? \Rightarrow $z^2 = 4$ unique values
 - B) A 4-bit value? >> 24 = 16 unique values
 - c) An n-bit valve? => 2 unique values
- [5] What is the range of values that can be represented by an unsigned:
 - A) A 2-bit value? \Rightarrow 0 to $2^{K}-1 \Rightarrow$ 0 to $2^{2}-1 = 6$ to 3 values
 - B) A 4-bit value? > 0 to 2"-1 > 0 to 2"-1 = (0 to 15 values)
 - c) An n-bit value? ⇒ 0 to zn-1 values
- [6] If caching introduces latency on a cache hit, why don't computer designers simply eliminate caching & directly access Memory on a memory access?
 - Friven a "Hit time", that is the time required to access the requested data in a given level of the memory hierarchy, the access time to main memory is still far greater than the access time for cache as snown in the memory hierarchy.

(E) Example 6.2; Assume a byte-addressable memory consists of 216 bytes with a cache of 16 blocks, where each block has 8 bytes.

w Using Direct Mapped cache: [cache block Y = main mem block X mod N]

Need # of blocks for main memory: 2^{16} bytes of memory / 8 bytes a block = $2^{16}/2^3 = 2^{13}$ blocks of main memory

- Bits for Main mamory address is given by # of addressable bytes:

= 4 bits

 2^{16} bytes \Rightarrow 16 bits for address

Main memory format:

