ELEC 374: CPU Design Final Report

John Turnbull 202355

Abstract

Computer engineering is a diverse field encompassing many fundamental topics, and computer architecture is one of them. This project involves a complex design process that requires creating a 32-bit machine with sixteen 32-bit registers, R0-R15, HI and LO registers, PC, IR, Y, MAR, MDR, and more. Additionally, there are additional registers for input-output capabilities. The design process involved a busmux, encoder, select-encoder, registers, ALU, arithmetic operators (Add, Mul, etc.), the memory system (RAM), CON-FF, the control unit, and a top-level Datapath module that instantiates and connects all other modules. The project's evaluation is based on several parameters, including the SRC's operational frequency and overall accuracy. Therefore, developing a comprehensive understanding of computer architecture and implementing a functional mini SRC can be a challenging but rewarding experience.

Table of Contents

1
1
2
4
4
4
4
4
5
5
6
6
6
21
30

Project Specification

The project involves specifying a 32-bit machine with sixteen 32-bit registers (R0-R15), program counter (PC), the instruction register (IR), memory address (MAR) and data registers (MDR), two registers for ALU results (HI and LO), and more. Furthermore, the random-access memory system (RAM) is designed to hold 512 32-bit values. The RAM module enables write capabilities with inputs for the address and data, and an output for memory reads. Two additional registers are allocated for input-output capabilities. Additionally, the ALU performs 13 operations, including addition (ADD), subtraction (SUB), multiplication (MUL), division (DIV), shift right (SHR), shift left (SLR), shift right arithmetic (SHRA), rotate right (ROR), rotate left (ROL), logical AND, logical OR, Negate, and NOT.

Project Design and Implementation

Phase 1

To begin the design of the SRC, busmux, encoder and ALU operations, were prioritized. The busmux design consisted of a simple mux that connected all the registers along with the C-sign extended value. A simple encoder was designed to dictate which register would be pushed to the Busout. The 32-bit adder was constructed hierarchically, starting with the lowest level design of a simple B-Cell to derive the logic for the generate, propagate, and sum signals. Four B-Cells were then instantiated to create a 4-bit carry look-ahead adder. Four 4-bit carry look-ahead adders were combined to create the 16-bit adder, and two 16-bit adders were combined to create a 32-bit adder with sum and carry out outputs. The multiplier was designed using a booth algorithm with bit-pair recoding to determine the amount that the multiplicand would be shifted at each step. The division module was designed with the non-restoring division algorithm.

Phase 2

The Select and Encode Logic had a register file of 16 registers, RO-R15, a 16-bit one-hot encoded signal was used as the register enable and bus mux input. The 16-bit value was assigned to the bus mux inputs if Rout or BAout was asserted, or it was assigned to the register enables if Rin was asserted. The design of the CON_FF module involved an always block that assigned the decoded value for the two instruction register (IR) bits whenever they changed. Furthermore, it also included an always block that assigned the value to be given to the CONout signal when both the Bus input and the CONin signal were asserted. The RAM component was implemented by creating a 32 by 512 bit register and writing the appropriate values to their address locations using a simple enable instruction.

Phase 3

Phase 3 contains two clocks, one for registers and one for the control unit's finite state machine. To connect the module instantiations, wires were defined within the Datapath, such as the Mdatain wire linking the RAM output wire to one of the Memory Data Register inputs. The Control Unit was developed using the first method described in the Phase 3 document. The first always block altered the finite state machine to the appropriate state based on the input clock. Each instruction involved three fetch cycles to retrieve the instruction from memory, followed by a state change based on the instruction stored in the IR. The second always block defined the signals to be asserted for each state. Also, the hardware instructions were initialized inside the RAM file so that when the testbench file ran, the CPU would cycle through the instructions one by one. Used https://qu.pgaskin.net/ASM374/ to convert all the architecture instructions into hexadecimal numbers to be stored inside RAM.

Evaluation Results

Maximum Frequency of Operation

For Phase 1 and 2 the cycle time was 20ns but for Phase 3 the cycle time is 40ns. For Phase 1 the cycles used for NEG and NOT is 2, but for all the other instructions the cycles used is 4. We have 13 instructions therefore for Phase 1 we have,

$$Avg = 4*11/13 + 2*2/13$$

 $Avg = 3.69$

And so now we have,

$$Max\ Frequency_{Phase\ 1} = 1/(cycletime) * Avg$$
 $Max\ Frequency_{Phase\ 1} = 1.845 * 10^5$

Phase 2 has a total of 13 instructions, and an average of 8 cycles for each one. So therefore,

$$Avg = 8/13$$
 $Avg = 0.615$ $Max\ Frequency_{Phase\ 2} = 1/(cycle\ time)*Avg$ $Max\ Frequency_{Phase\ 2} = 3.07*10^4$

Phase 3 has a total of 45 instructions, and an average of 5 CPU cycles per instruction and an average of 2 CU cycles per instruction

$$Avg = \frac{5+2}{2}/45$$

$$Avg = 0.0777$$

$$Max \ Frequency_{Phase\ 3} = 1/(cycle\ time) * Avg$$

$$Max \ Frequency_{Phase\ 3} = 1.943 * 10^3$$

Percentage of Chip Area Used:

I cannot give an accurate number for the percentage of chip area used however since this is a considerably small project, we can assume that the majority of the chip area is not being used.

Discussion

One major challenge I faced was my teammate dropping out of my program at the start of the semester. Having to solo this project was challenging and very time consuming. Probably my greatest challenge was the learning curve of Verilog. Figuring out how to debug was also new to me considering I had to learn how to use Model Sim. I thought that this entire project was tedious and overly long, Phase 4 wasn't even a consideration as I just barely met the final deadline for Phase 3.

Conclusion

This project of designing a 32-bit mini SRC was undoubtedly challenging due to its complexity. It involved the implementation of various modules, and if even one of those modules had an error this project would undoubtedly not run. There is a possibility that some parameters may not have been accounted for, which could have led to slightly incorrect results. Nonetheless, the project's challenges and potential for inaccuracies provide opportunities for further learning and improvement in future projects.

Appendix

Code

Register_32:

```
module Register32 #(parameter VAL = 0) (input clk, clr, enable, input [31:0] d, output [31:0] q);

//initial q <= VAL;
reg [31:0] Register;

initial begin
Register = VAL;
end
always @ (posedge clk)
begin

| Clr) begin
| Register[31:0] <= 32'b0;
end else if (enable) begin
| Register[31:0] <= d;
end
end
| assign q[31:0] = Register[31:0];
endmodule</pre>
```

Register_MDR:

```
module Register_MDR (input clk, clr, enable, Read, input [31:0] Busout, Mdatain, output [31:0] q);

wire [31:0] MDMux_out;
assign MDMux_out = Read ? Mdatain : Busout;

Register32 MDRreg (.clk(clk), .clr(clr), .enable(enable), .d(MDMux_out), .q(q));
endmodule
```

Register_R0:

C Sign Extension:

```
module C_SignExtended (input [31:0] d, output reg [31:0] q);

∃ always @ (d) begin
q[17:0] = d[17:0];
q[31:18] = {d[18], d[18], d[18],
```

Encoder:

Select and Encode:

```
module Select_Encode (input Gra, Grb, Grc, Rin, Rout, BAout, input [31:0] IR, output reg ROout, Rlout, R2out, R3out,
                                                             R4out, R5out, R6out, R7out, R8out, R9out, R10out, R11out, R12out, R13out, R14out, R15out, R0in, R1in, R2in, R3in, R4in, R5in, R6in, R7in, R8in, R9in, R10in, R11in, R12in, R13in, R14in, R15in);
            reg [3:0] Decoder_in;
              initial
         begin
                           gin

R0out = 0;

Rlout = 0;

R2out = 0;

R3out = 0;

R4out = 0;

R5out = 0;

R6out = 0;

R7out = 0;
8
9
10
11
12
13
14
15
16
17
18
                           R/Out = 0;

R8out = 0;

R9out = 0;

R10out = 0;

R11out = 0;

R12out = 0;
20
21
22
23
24
25
26
27
28
                            R13out = 0;
R13out = 0;
R14out = 0;
R15out= 0;
                            R0in = 0;
Rlin = 0;
                           Rlin = 0;

R2in = 0;

R3in = 0;

R4in = 0;

R5in = 0;

R6in = 0;
29
30
31
32
                            R7in = 0;
R8in = 0;
R9in = 0;
33
34
35
36
37
38
39
40
41
42
43
44
45
46
                            R10in = 0;
R11in = 0;
R12in = 0;
R13in = 0;
                            R14in = 0:
                            R15in = 0;
         ⊟always @(*) begin
⊟ if (Gra) begin
                    Decoder_in <= IR [26:23];
end else if (Grb) begin
Decoder in <= IR [22:19];
```

```
end else if (Grc) begin
              Decoder_in <= IR [18:15];
end
48
49
 50
              R0out = 0;
              Rlout = 0;
R2out = 0;
51
52
              R3out = 0;
R4out = 0;
54
55
              R5out = 0;
              R6out = 0;
R7out = 0;
R8out = 0;
56
57
58
59
              R9out = 0;
              R10out = 0;
R11out = 0;
 60
 61
              R12out = 0;
R13out = 0;
 63
              R14out = 0;
 64
 65
              R15out= 0;
              R0in = 0;
Rlin = 0;
66
 67
              R2in = 0;
R3in = 0;
R4in = 0;
 68
 69
 70
71
72
              R5in = 0;
              R6in = 0;
 73
              R7in = 0;
74
75
              R8in = 0;
              R9in = 0;
76
              R10in = 0;
77
78
              Rllin = 0;
Rl2in = 0;
 79
              R13in = 0;
              R14in = 0;
80
              R15in = 0;
81
 82
83
       兽
              case (Decoder_in)
                 4'b0000: begin
84
       if (Rin) begin
R0in = 1;
85
86
87
                                      R0out = 0;
                                  end else if (Rout | BAout) begin
ROout = 1;
ROin = 0;
 88
89
 90
91
                                  end
 92
93
                              end
       4'b0001: begin
 94
95
96
97
98
99
                               if (Rin) begin
                                  Riin = 1;
Rlout = 0;
end else if (Rout | BAout) begin
Rlout = 1;
Rlin = 0;
                              end
end
100
101
                  4'b0010: begin
103
       if (Rin) begin
                                  r (kin) begin
R2in = 1;
R2out = 0;
end else if (Rout | BAout) begin
R2out = 1;
R2in = 0;
104
105
106
107
108
109
                                  end
110
       1
                              end
111
112
                  4'b0011: begin
if (Rin) begin
                                  R3in = 1;
R3out = 0;
end else if (Rout | BAout) begin
R3out = 1;
```

R3in = 0; end

R4in = 1; R4out = 0; end else if (Rout | BAout) begin R4out = 1; R4in = 0;

if (Rin) begin

end

4'b0100: begin

119 120

上日日

```
end
                                     end
129
130
                      4'b0101: begin
                                                                                                                                                              end
4'b1010: begin
    if (Rin) begin
        Rioin = 1;
        Rioout = 0;
    end else if (Rout | BAout) begin
        Riout = 1;
        Rioin = 0;
                                       if (Rin) begin
131
                                               R5in = 1;
132
133
                                          RSout = 0;
end else if (Rout | BAout) begin
RSout = 1;
134
135
                                              R5in = 0;
137
         4'b0110: begin
if (Rin) begin
                                          Rein; Degin
Rein = 1;
Reout = 0;
end else if (Rout | BAout) begin
Reout = 1;
Pein = 0:
                                                                                                                                                                 4'bl011: begin
if (Rin) begin
140
141
                                                                                                                                            184
                                                                                                                                                                                     (RAIn) begin
Rllin = 1;
Rllout = 0;
end else if (Rout | BAout) begin
Rllout = 1;
Rllin = 0;
                                                                                                                                            185
                                                                                                                                            186
187
188
189
143
144
                                               R6in = 0;
146
                                                                                                                                                                                     end
                                                                                                                                            190
                      4'b0111: begin
147
         \dot{\Box}
                                                                                                                                            191
148
149
                                       if (Rin) begin
R7in = 1;
R7out = 0;
                                                                                                                                            192
                                                                                                                                                    4'b1100: begin
                                                                                                                                                                                begin
if (Rin) begin
Rl2in = 1;
Rl2out = 0;
end else if (Rout | BAout) begin
Rl2out = 1;
                                                                                                                                            193
194
195
196
150
151
152
                                          end else if (Rout | BAout) begin
R7out = 1;
                                               R7in = 0;
153
                                                                                                                                            197
                                                                                                                                                              end
4'bl101: begin
if (Rin) begin
R13in = 1;
R13out = 0;
end else if (Rout | BAout) begin
R13out = 1;
R13in = 0;
154
155
                                                                                                                                                                                       R12in = 0;
                                                                                                                                            198
                                                                                                                                            199
         \vdash
                      4'b1000: begin
156
                                       if (Rin) begin
R8in = 1;
R8out = 0;
                                                                                                                                                    157
158
                                                                                                                                            203
159
                                                                                                                                            204
                                          end else if (Rout | BAout) begin
  R8out = 1;
                                                                                                                                            204
205
206
207
208
209
162
                                               R8in = 0;
163
                                          end
                      4'b1001: begin
165
                                                                                                                                            210
                                                                                                                                            211
212
213
214
215
                                       if (Rin) begin
                                                                                                                                                    Þ
166
                                          f (Rin) begin
R9in = 1;
R9out = 0;
end else if (Rout | BAout) begin
R9out = 1;
R9in = 0;
                                                                                                                                                                                    f (Rin) begin
Rl4in = 1;
Rl4out = 0;
end else if (Rout | BAout) begin
Rl4out = 1;
Rl4in = 0;
167
168
169
                                                                                                                                            216
217
                                          end
                                                                                                                                            218
219
                           4'bllll: begin
                                              if (Rin) begin
220
 221
                                                        R15in = 1;
 222
                                                        R15out = 0;
                                                  end else if (Rout | BAout) begin
 223
 224
                                                       R15out = 1;
 225
                                                       R15in = 0:
 226
                                                  end
```

BusMux:

endcase end

endmodule

227 228

229

230

```
1 ⊟module BusMux (input [31:0] BusMuxin R0, BusMuxin R1, BusMuxin R2, BusMuxin R3, BusMuxin R4, BusMuxin R5, BusMuxin R6, BusMuxin R7,

2 BusMuxin R8, BusMuxin R9, BusMuxin R10, BusMuxin R12, BusMuxin R13, BusMuxin R14, BusMuxin R15,

3 BusMuxin H1, BusMuxin L0, BusMuxin ZHI, BusMuxin L0, BusMuxin PC, BusMuxin MDR, BusMuxin InPort, C_sign_extended,

4 input [4:0] select,

5 output [31:0] BusMuxout);
                     reg [31:0] mux_int;

=always @ (BusMuxin R0, BusMuxin R1, BusMuxin R2, BusMuxin R3, BusMuxin R4, BusMuxin R5, BusMuxin R6, BusMuxin R7,

BusMuxin R8, BusMuxin R9, BusMuxin R10, BusMuxin R11, BusMuxin R12, BusMuxin R13, BusMuxin R13, BusMuxin R14, BusMuxin R15,

BusMuxin H1, BusMuxin L0, BusMuxin ZH1, BusMuxin ZL0, BusMuxin PC, BusMuxin MDR, BusMuxin InPort, C_sign_extended, select)

if(select == 0) mux_int = BusMuxin R1; else

if(select == 2) mux_int = BusMuxin R3; else

if(select == 3) mux_int = BusMuxin R3; else

if(select == 4) mux_int = BusMuxin R4; else

if(select == 6) mux_int = BusMuxin R6; else

if(select == 7) mux_int = BusMuxin R7; else

if(select == 9) mux_int = BusMuxin R8; else

if(select == 9) mux_int = BusMuxin R9; else

if(select == 10) mux_int = BusMuxin R10; else
                                   reg [31:0] mux int;
 10
11
 12
 13
14
15
 16
 17
18
19
                                              if(select == 9) mux int = BusMuxin R9; else
if(select == 10) mux int = BusMuxin R10; else
if(select == 11) mux int = BusMuxin R11; else
if(select == 12) mux int = BusMuxin R12; else
if(select == 13) mux int = BusMuxin R13; else
if(select == 14) mux int = BusMuxin R13; else
if(select == 14) mux int = BusMuxin R14; else
if(select == 15) mux int = BusMuxin H1; else
if(select == 17) mux int = BusMuxin L0; else
if(select == 18) mux int = BusMuxin Z10; else
if(select == 19) mux int = BusMuxin Z10; else
if(select == 20) mux int = BusMuxin Z10; else
if(select == 21) mux int = BusMuxin MDR; else
if(select == 22) mux int = BusMuxin MDR; else
if(select == 23) mux int = BusMuxin InFort; else
if(select == 23) mux int = BusMuxin InFort; else
if(select == 23) mux int = C_sign_extended; else mux_int = 32'bx;
sign BusMuxout = mux_int;
 20
 22
23
24
25
 26
27
 28
 30
 31
                              assign BusMuxout = mux_int;
endmodule
 33
```

ALU:

```
module ALU (input [31:0] A, B, input [4:0] ALU_ctl, input IncPC, output [31:0] Zhigh, Zlow);
                                                                                  Load = 5'b00000, Load imm = 5'b00001, Store = 5'b00010, Addition = 5'b00011, Subtraction = 5'b00100, AND = 5'b00101, OR = 5'b00110, ShiftR = 5'b01011, SHRA = 5'b01000, ShiftL = 5'b01001, ROR = 5'b01010, ROL = 5'b01011, Add_imm = 5'b01100, AND_imm = 5'b01101, OR_imm = 5'b01110, Multiply = 5'b01111, Divide = 5'b10000, NoT = 5'b10010, Branch = 5'b10011;
                          parameter
                       wire [31:0] Adder_out, Subtracter_out, Shr_out, Shl_out, Ror_out, Rol_out,
And_out, Or_out, Neg_out, Not_out, Div_out, Div_rem, IncPC_out, Shra_out;
                        wire [63:0] Mult_out;
wire Adder_cout, Subtracter_cout, IncPC_cout;
   11
12
   13
   15
                          reg [31:0] Zhtemp;
   16
17
18
                         assign Zlow = Zltemp;
assign Zhigh = Zhtemp;
  19
                         AND 32 Ander (A, B, And out);

OR 32 Orer (A, B, Or_out);

Adder 32 Adder (A, B, 1'b0, Adder_out, Adder_out);

Adder 32 Fc inc (32'b1, B, 1'b0, IncPC_out, IncPC_out);

Subtraction Subtracter (A, B, 1'b0, Subtracter_out, Subtracter_cout);
 20
 22
 24
                        Subtraction Subtracter (A, B, 1'b0, Subtraction Subtracter (A, B, Mult out);
Division Divider (A, B, Div out, Div_rem);
SHR ShifterR (A, B, Shr_out);
SHR ShifterArithmetic (A, B, Shra_out);
SHR ShifterArithmetic (A, B, Shra_out);
ROR ROR (A, B, Ror_out);
ROL ROL (A, B, Rol_out);
NEG Negater (A, Neg_out);
NOT 32 Noticer (A Nor_out);
NOT 32 Noticer (A Nor_out);
 25
26
27
 28
   30
   31
   33
                         NOT_32 Notter (A, Not_out);
  34
35
36
37
38
                □ always @ (*) begin
□ case (ALU_ctl)
□ Addition, Add_imm, Load, Load_imm, Store, Branch: begin
2ltemp <= Adder_out;
Zhtemp <= (31*b0, Adder_cout);
   39
   40
41
                                                           Subtraction: begin
                                                             Zltemp <= Subtracter_out;
Zhtemp <= {31'b0, Subtracter_cout};</pre>
   42
   43
44
                                                           ShiftR: begin
                  ģ
   45
 46
                                                                     Zltemp <= Shr out;</pre>
47
48
49
50
                                                                     Zhtemp <= 32'b0:
                                                           end
ShiftL: begin
Zltemp <= Shl_out;
Zhtemp <= 32'b0;
                  ė
  51
  52
53
                                                           ROR: begin
  Zltemp <= Ror_out;
  Zhtemp <= 32'b0;</pre>
                   54
  55
56
57
58
                   ROL: begin
                                                              Zltemp <= Rol_out;
Zhtemp <= 32'b0;
   59
60
                                                           AND, AND imm: begin
                  ė
  61
                                                                     Zltemp <= And_out;
Zhtemp <= 32'b0;</pre>
  62
63
   64
  65
66
67
                   OR, OR imm: begin
                                                                Zltemp <= Or_out;
Zhtemp <= 32'b0;
   68
                                                          end
Multiply: begin
   Zltemp <= Mult_out[31:0];
   Zhtemp <= Mult_out[63:32];</pre>
   69
70
71
                   ė
  72
73
74
75
76
77
78
                                                           Divide: begin
  Zltemp <= Div_out;
  Zhtemp <= Div_rem;</pre>
                   Property of the content of the 
                  79
80
81
                                                           NOT: begin
                  Zltemp <= Not_out;
Zhtemp <= 32'b0;</pre>
  82
   83
84
85
                                                           default: begin
                   86
87
88
                                                                     Zltemp <= Adder_out;
Zhtemp <= 32'b0;</pre>
                                                           ena
SHRA: begin
  89
                  P
                                                                      Zltemp <= Shra out;
```

```
Zhtemp <= 32'b0;
                          end
92
93
94
95
96
97
       ŀ
                     if (IncPC) begin
  Zltemp <= IncPC_out;
  Zhtemp <= 32'b0;</pre>
98
99
100 endmodule
```

Adder 32:

```
Adder_32:

| module Adder_32 (input [31:0] a, b, input cin, output [31:0] sum, output cout);
| wire [1:0] carry;
| assign carry[0] = cin;
| Adder_16 Adder_1 (a[15:0], b[15:0], carry[0], sum[15:0], carry[1]);
| Adder_16 Adder_2 (a[31:16], b[31:16], carry[1], sum[31:16], cout);
| endmodule | module Adder_16 (input [15:0] a, b, input cin, output [15:0] sum, output cout);
| wire [3:0] carry;
| assign carry[0] = cin;
| CLA_4bits Adder_2 (a[7:4], b[7:4], carry[0], sum[3:0], carry[1]);
| CLA_4bits Adder_3 (a[11:0], b[11:0], carry[1], sum[1:0], carry[2]);
| CLA_4bits Adder_3 (a[11:0], b[11:0], carry[1], sum[1:0], carry[3]);
| CLA_4bits Adder_4 (a[15:12], b[15:12], carry[3], sum[15:12], cout);
| endmodule | module CLA_4bits (input [3:0] a, b, input cin, output [3:0] sum, output cout);
| wire [3:0] carry;
| wire [3:0] carry;
| wire [3:0] carry;
| bCell b0(a[0], b[0], carry[0], sum[0], G[0], P[0]);
| BCell b1(a[1], b[1], carry[1], sum[1], G[1], P[1]);
| BCell b3(a[3], b[3], carry[3], sum[3], G[3], P[3]);
| assign carry[0] = cin;
| assign carry[1] = G[0] | (P[0] & carry[0]);
| assign carry[1] = G[0] | (P[0] & carry[1]);
| assign carry[1] = G[1] | (P[1] & carry[1]);
| assign carry[1] = G[1] | (P[1] & carry[1]);
| assign carry[1] = G[1] | (P[1] & carry[1]);
| assign carry[3] = G[1] | (P[1] & carry[1]);
| assign carry[3] = G[1] | (P[1] & carry[1]);
| assign carry[3] = G[1] | (P[1] & carry[3]);
| endmodule | module BCell (input a, b, cin, output sum, G, P);
| assign carry[3] = A b;
| assign sum = A b cin;
| endmodule | e
```

32-bit AND:

```
module AND_32 (input [31:0] a, b, output [31:0] result);
1
2
     reg [31:0] temp;
3
4
     integer i;
    □always @(*) begin
5
    for (i = 0; i < 32; i = i + 1) begin
6
7
         temp[i] = a[i] & b[i];
8
      end
    end
9
10
   assign result = temp;
11 endmodule
```

Division:

```
module Division (input [31:0] Q, M, output [31:0] result, remainder);
           reg [64:0] AQ;
reg [32:0] Mtemp, Rem;
3
 4
 5
           reg [5:0] i;
           assign result = AQ[31:0];
           assign remainder = Rem[31:0];
 8
10
          always @ (Q or M) begin
               AQ[64:32] = 0;

AQ[31:0] = Q;
11
12
              Mtemp[31:0] = M;
Mtemp[32] = M[31];
13
14
15
               for (i = 0; i < 32; i = i + 1) begin
16
     r(1 = 0; 1 < 32; 1 = 1 + 1) begin

AQ = AQ << 1;

if (AQ[64] == 0) begin

AQ[64:32] = AQ[64:32] - Mtemp;
17
18
     19
20
                   end else begin
                     AQ[64:32] = AQ[64:32] + Mtemp;
21
22
23
                  if (AQ[64] == 0) begin
  AQ[0] = 1;
end else begin
24
     25
26
27
                    AQ[0] = 0;
28
                  end
29
               end
     if (AQ[64]) begin
30
                  Rem = AQ[64:32] + Mtemp;
31
               end else begin
32
33
                  Rem = AQ[64:32];
               end
34
35
           end
36
       endmodule
37
```

Multiplier:

```
module Multiplier (input[31:0] M, Q, output[63:0] result);
         reg[63:0] prod;
3
          reg[2:0] bit_pair_recode;
         assign result = prod;
5
          integer i;
         always @(*) begin
    prod = 0;
    Ė
              for (i = 0; i < 32; i = i + 2) begin
                 if (i == 0) begin
    10
                    bit_pair_recode = {Q[i+1], Q[i], 1'b0};
11
                 end else begin
12
                   bit_pair_recode = {Q[i+1], Q[i], Q[i-1]};
13
14
15
    if (bit_pair_recode == 3'b001) begin
16
                    prod = prod + (M << i);
17
                  end else if (bit_pair_recode == 3'b010) begin
18
                    prod = prod + (M << i);
19
                  end else if (bit_pair_recode == 3'b011) begin
20
                    prod = prod + (M << i + 1);
                  end else if (bit_pair_recode == 3'bl00) begin
21
22
                    prod = prod + ((-M) << i + 1);
                  end else if (bit_pair_recode == 3'b101) begin
23
24
                    prod = prod + ((-M) << i);
                  end else if (bit_pair_recode == 3'bll0) begin
25
26
                    prod = prod + ((-M) << i);
27
                  end else begin
28
                    prod = prod;
29
                  end
              end
30
31
            end
32
      endmodule
33
34
```

32-bit NEG:

```
module NEG (input [31:0] a, output [31:0] result);
//we have to not the whole number then add 1
wire [31:0] temp;
wire cout;

NOT_32 logical_NOT (a, temp);
Adder_32 add_1 (temp, 32'dl, 1'd0, result, cout);
endmodule
```

32-bit NOT:

```
module NOT_32 (input [31:0] a, output [31:0] result);
2
        reg [31:0] temp;
        integer i:
3
        assign result = temp;
4
5
    always @ (a) begin
           for (i = 0; i < 32; i = i + 1)
6
    Ė
           begin
8
              temp[i] = !a[i];
          end
10
       end
11
     endmodule
12
```

32-bit OR:

```
module OR_32 (input [31:0] a, b, output [31:0] result);

reg [31:0] temp;

integer i;

always @(*) begin

for (i = 0; i < 32; i = i + 1) begin

temp[i] = a[i] | b[i];

end

assign result = temp;

endmodule</pre>
```

32-bit ROL:

```
| module ROL (input [31:0] a, b, output [31:0] result);
| reg [31:0] res;
| assign result = res;
| assign res;
|
```

32-bit ROR:

```
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
```

32-bit SHL:

```
module SHL (input [31:0] a, b, output [31:0] result);
2
3
        assign result = a << b;
4
5
     endmodule
6
```

32-bit SHR:

```
1 module SHR (input [31:0] a, b, output [31:0] result);
       assign result = a >> b;
     endmodule
```

32-bit SHRA:

```
module SHRA (input [31:0] a, b, output [31:0] result);
       assign result = a >> b | {a[31], 31'b0};
3
4
    endmodule
5
6
```

32-bit Subtractor:

```
1
     module Subtraction (input [31:0] a, b, input cin, output [31:0] result, output cout);
        //negate the second value and add them
3
        wire [31:0] temp;
4
        NEG neg_breg (b, temp);
5
        Adder_32 subtracting (a, temp, cin, result, cout);
    endmodule
8
```

CON FF Logic:

```
module CON_FF (input CONin, input [31:0] Busin, input [1:0] IR_bits, output CONout);
⊟always @ (*) begin

| CON_D = 0;
   CON_D = 0;

case (IR_bits)

2'b00: begin
10
11
12
                 decode_out = 4'b0001;
    ŀ
13
14
            end
2'b01: begin
          decode_out = 4'b0010;
end
2'b10: begin
15
16
17
18
19
    -
                 decode_out = 4'b0100;
    -
20
21
22
          2'bll: begin
               decode_out = 4'b1000;
                  end
23
         endcase
24
25
   26
27
28
29
30
         con_b = 1;
end else if (Busin >= 0 && decode_out[2]) begin
CON D = 1;
31
32
        end else if (Busin[31] && decode_out[3]) begin
CON_D = 1;
33
       end
if (CONin) begin
CON_Q = CON_D;
   ģ
34
35
         end
38
     endmodule
```

Input Port:

```
1
     module In Port #(parameter VAL = 0) (input clk, clr, InPort in, input [31:0] d, output reg [31:0] q);
2
3
     initial q <= VAL;
5
     always @ (posedge clk)
   ⊟begin
6
7
   if (clr) begin
8
           q <= 32'b0;
9
        end else if (InPort_in) begin
           q <= d;
10
11
       end
    end
12
13
    endmodule
14
```

Output Port:

```
module Out_Port #(parameter VAL = 0)(input clk, clr, Out_Portin, input [31:0] d, output reg [31:0] q);
 2
     initial q <= VAL;
 3
 4
 5
     always @ (posedge clk)
    ⊟begin
 6
    if (clr) begin
 7
 8
            q <= 32'b0;
 9
         end else if (Out Portin) begin
            q <= d;
10
11
        end
12
     end
13
14
     endmodule
```

Control Unit:

```
`timescale lns/lns
                                             ⊟module Control (
                                                                                                                                                                                              (
Gra, Grb, Grc, Rin, Rout, Rl5in,
HIin, LOin, CONin, FCin, IRin, Yin, Zin, MARin, MDRin, OutPortin, Cout, BAout,
FCout, MDRout, Zhiout, Zlowout, HIout, LOcut, InFortout, IncFC,
Read, Write, Clear, Run,
                                                              input [31:0]
                                                                                                                                                                                              IR.
                                                                                                                                                                                          Clock, Reset, Stop, CON

Load = 5'b00000,
Load imm = 5'b00001,
Store = 5'b00010,
Addition = 5'b00010,
Addition = 5'b00011,
Subtraction = 5'b00110,
OR = 5'b00111,
SHR = 5'b00101,
SHR = 5'b00111,
SHR = 5'b01010,
ROL = 5'b01010,
ROL = 5'b01011,
ADD imm = 5'b01101,
OR imm = 5'b01101,
OR imm = 5'b01101,
OR imm = 5'b01011,
Divide = 5'b10001,
NOT = 5'b10010,
FRANCH = 5'b10010,
NOT = 5'b10010,
SHR = 5'b00010,
SHR = 5'b
                                                                                                                                                                                                Clock, Reset, Stop, CON_out);
  10
11
12
                                                   parameter
  13
14
15
16
17
18
19
20
21
22
23
24
25
  26
27
28
29
30
31
  32
33
34
35
36
37
                                                                                                                                                                                              NOP = 5'b11010,
HALT = 5'b11011;
      38
                                                                                                                                                                                            Reset state = 6'b000000,
fetch0 = 6'b000001,
fetch1 = 6'b000010,
fetch2 = 6'b000011,
ALUbasic3 = 6'b000100,
ALUbasic4 = 6'b000101,
ALUbasic5 = 6'b000110,
ALUimm3 = 6'b000111,
  39
40
41
42
43
44
45
46
                                                          parameter
                                                                                                                                                                                 ALUimm4 = 6'b001000,

ALUimm5 = 6'b001001,

muldiv3 = 6'b001010,

muldiv4 = 6'b001010,

muldiv5 = 6'b001101,

dd3 = 6'b001101,

ld4 = 6'b001111,

ld5 = 6'b001101,

ld6 = 6'b010001,

ld7 = 6'b010010,

ldimm3 = 6'b010011,

ldimm5 = 6'b01001,

ldimm5 = 6'b01010,

st3 = 6'b01010,

st3 = 6'b01010,
idimm5 = 6'bololo,

td1 = 6'bololo,

td3 = 6'bololo,

st4 = 6'bololo,

st5 = 6'bololo,

st6 = 6'bollolo,

st7 = 6'bollolo,

br3 = 6'bollolo,

br5 = 6'bollolo,

br5 = 6'bollolo,

br6 = 6'bollolo,

ja13 = 6'bollolo,

ja3 = 6'bollolo,

ja3 = 6'bollolo,

ja3 = 6'bloolol,

mfhi3 = 6'bloolol,

mfhi3 = 6'bloolol,

mdlo3 = 6'bloolol,

add = 6'bloololo,

batt3 = 6'bloololo,

batt3 = 6'bloololo,
                                               reg [5:0]
                                                                                                                                                             Present_state = Reset_state;
                                  Halways @(posedge Clock, posedge Reset) begin

if (Reset == 1'b1) Present_state = Reset_state;

else if (Run == 1'b1)

Case(Present_state)

Reset_state : Present_state = fetch0;
fetch0 : Present_state = fetch1;
fetch1 : Present_state = fetch2;

fetch2 : begin
```

```
90
91
92
                                               fetch2
                                                                                          : begin
                                                                                                            case(IR[31:27])
                                                                                                                    Addition, Subtraction, AND, OR, SHR, SHL, ROR, SHRA, ROL, Negate, NOT :
                                                                                                                   Addition, Subtraction, AND, or
Present_state = ALUbasic3;
ADD_imm, AND_imm, OR_imm :
Present_state = ALUimm3;
Multiply, Divide :
Present_state = muldiv3;
  93
94
95
  96
97
98
                                                                                                                   Load :
Present_state = 1d3;
  99
100
101
102
103
104
                                                                                                                    Load_imm :
    Present_state = ldimm3;
                                                                                                                     Store :
                                                                                                                             Present_state = st3;
                                                                                                                    Branch :
Present_state = br3;
105
106
107
108
109
110
                                                                                                                            L :
Present_state = jal3;
                                                                                                                     JR :
                                                                                                                             Present_state = jr3;
                                                                                                                    MFHI :
Present state = mfhi3;
                                                                                                                   MFLO :
Present_state = mflo3;
112
113
114
                                                                                                                            Present_state = in3;
115
116
                                                                                                                    OUT :
Present_state = out3;
118
119
120
                                                                                                                    NOP
                                                                                                                             Present_state = fetch0;
121
122
123
                                                                                                                            Present_state = halt3;
                                                                                                            endcase
                                                                                                   end
124
124
125
126
127
128
129
                                                                                       : Present_state = ALUbasic4;
: Present_state = ALUbasic5;
: Present_state = fetch0;
                                                        ALUbasic4
                                                        ALUbasic5
                                                        ALUimm3
                                                                                          : Present state = ALUimm4;
130
131
132
133
                                                                                          : Present_state = ALUimm5;
: Present_state = fetch0;
                                                        ΔT.II i mm 4
134
                                                        muldiv3
                                                                                         : Present state = muldiv4;
                                                                                                            Present_state = muldiv5;
                                                                                                           Present_state = muldiv6;
Present_state = fetch0;
136
                                                             muldiv5
137
138
                                                                                                           Present_state = 1d4;
Present_state = 1d5;
Present_state = 1d6;
Present_state = 1d7;
Present_state = fetch0;
 139
                                                              1d3
140
                                                             1d4
 141
                                                              1d5
142
                                                             146
 143
                                                             1d7
144
                                                                                                 : Present_state = ldimm4;
: Present_state = ldimm5;
: Present_state = fetch0;
 145
                                                             ldimm3
146
147
                                                             ldimm4
                                                             ldimm5
148
 149
                                                             st3
                                                                                                            Present_state = st4;
                                                                                                           Present_state = st5;
Present_state = st6;
Present_state = st7;
150
                                                             st4
 151
                                                             st5
152
153
                                                              st6
                                                                                                            Present_state = fetch0;
                                                             st7
154
 155
                                                             br3
                                                                                                            Present state = br4;
156
157
                                                                                                           Present_state = br5;
Present state = br6;
                                                             br4
                                                             br5
158
                                                             br6
                                                                                                            Present_state = fetch0;
159
160
161
                                                                                                 : Present_state = jal4;
: Present_state = fetch0;
                                                             jal3
                                                            ial4
162
                                                                                                            Present_state = fetch0;
163
                                                             jr3
                                                                                                 : Present_state = fetch0;
164
                                                              mfhi3
165
                                                             mflo3
166
                                                              in3
167
                                                             out3
168
                                                             halt3
169
                                          endcase
                □always @ (Present state, Stop) begin
□ case (Present state)
□ Reset_state : begin
 171
172
173
                                                  set_state : begin
Gra <= 0; Grb <= 0; Grc <= 0; Rin <= 0; Rout <= 0; Rl5in <= 0;
HIin <= 0; LOin <= 0; CONin <= 0; PCin <= 0; TRin <= 0; Yin <= 0; Zin <= 0; MARin <= 0;
MDRin <= 0; OutPortin <=0; Cout <= 0; BAout <= 0; PCout <= 0; MDRout <= 0; Zin or 0; Zin or 0; MDRout <= 0; Zin or 0; MDRin or 0; MDRin or 0; MDRin or 0; Zin or 0
175
176
```

```
179
                 #25 Clear <= 0:
               fetch0 : begin
 181
      Ė
                  PCout <= 1; MARin <= 1; IncPC <= 1; Zin <= 1;

$25 PCout <= 0; MARin <= 0; IncPC <= 0; Zin <= 0;
 183
 184
               fetch1 : begin
   Zlowout <= 1; PCin <= 1; Read <= 1; MDRin <= 1;</pre>
 186
 187
188
                  $\sharp 25$ Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
               fetch2 : begin
      ₽
 189
                MDRout <= 1; IRin <= 1;
#25 MDRout <= 0; IRin <= 0;
 191
 192
193
               end
ALUbasic3 : begin
   Grb <= 1; Rout <= 1; Yin <= 1;</pre>
      194
 195
196
                  #25 Grb <= 0; Rout <= 0; Yin <= 0;
               ALUbasic4 : begin

Grc <= 1; Rout <= 1; Zin <= 1;

$25 Grc <= 0; Rout <= 0; Zin <= 0;
 197
198
      199
200
              Ь
 202
 204
              ALUimm3 : begin

Grb <= 1; Rout <= 1; Yin <= 1;

#25 Grb <= 0; Rout <= 0; Yin <= 0;
 205
      ᆸ
 207
 208
      ALUimm4 : begin
                  Zin <= 1; Cout <= 1;

#25 Cout <= 0; Zin <= 0;
 210
 211
 212
               213
214
      þ
 215
 216
               muldiv3 : begin
      ㅂ
 217
 218
                 Gra <= 1; Rout <= 1; Yin <= 1;
219
                   #25 Gra <= 0; Rout <= 0; Yin <= 0;
                end
220
221
                muldiv4 : begin
       222
                   Grb <= 1; Rout <= 1; Zin <= 1;
                   #25 Grb <= 0; Rout <= 0; Zin <= 0;
223
 224
 225
                muldiv5 : begin
                   Zlowout <= 1; LOin <= 1;</pre>
226
                 #25 Zlowout <= 0; LOin <= 0;
 227
228
229
                muldiv6 : begin
       Ė
 230
                   Zhiout <= 1; HIin <= 1;
231
                   #25 Zhiout <= 0; HIin <= 0;
 232
                 end
                ld3 : begin
 233
       Grb <= 1; BAout <= 1; Yin <= 1;
234
                   #35 Grb <= 0; BAout <= 0; Yin <= 0;
 235
                end
ld4 : begin
 236
237
       238
                   Zin <= 1: Cout <= 1:
 239
                   #25 Cout <= 0; Zin <= 0;
                end
145 : begin
 240
       241
                   Zlowout <= 1; MARin <= 1;</pre>
 242
 243
                    $\sharp25$ MARin <= 0; Zlowout <= 0;
 244
                end
                ld6 : begin
 245
       Read <= 1; MDRin <= 1;
#25 Read <= 0; MDRin <= 0;
246
247
                end
ld7 : begin
MDRout <= 1; Gra <= 1; Rin <= 1;
 248
 249
       250
 251
                   $\sharp 25 \text{ MDRout } <= 0; \text{ Gra } <= 0; \text{ Rin } <= 0;
 252
                end
                ldimm3 : begin
 253
 254
                    Grb <= 1; BAout <= 1; Yin <= 1;
                   #35 Grb <= 0; BAout <= 0; Yin <= 0;
 255
 256
                end
                ldimm4 : begin
   Zin <= 1; Cout <= 1;
   #25 Cout <= 0; Zin <= 0;</pre>
 257
       258
259
 260
                261
262
```

```
263
                 #25 Gra <= 0: Rin <= 0: Zlowout <= 0:
              end
st3 : begin
264
265
266
                 BAout <= 1; Yin <= 1; Grb <= 1;
#35 Grb <= 0; BAout <= 0; Yin <= 0;
267
268
              st4 : begin
269
               Zin <= 1; Cout <= 1;
270
                 #25 Cout <= 0; Zin <= 0;
271
              end
st5 : begin
Zlowout <= 1; MARin <= 1;
272
273
274
      275
                 #25 MARin <= 0; Zlowout <= 0;
              end
st6 : begin
276
277
278
                Gra <= 1; BAout <= 1; MDRin <= 1;
                 #35 BAout <= 0; Gra <= 0; MDRin <= 0;
              end
st7 : begin
280
281
      282
                 Write <= 1;
283
                 #25 Write <= 0;
              end
br3 : begin
284
285
      286
                Gra <= 1; Rout <= 1; CONin <= 1;
287
                 #25 Gra <= 0; Rout <= 0; CONin <= 0;
              end
br4 : begin
288
289
     Ė
290
                 PCout <= 1; Yin <= 1;
291
                 #25 PCout <= 0; Yin <= 0;
292
              end
     ţ
              br5: begin
293
294
                 Cout <= 1; Zin <= 1;
295
                 #25 Cout <= 0; Zin <= 0;
              end
br6 : begin
296
297
     P
298
                 Zlowout <= 1;</pre>
299
                 if (CON_out) begin
300
                   PCin <= 1;
301
302
                #25 PCin <= 0; Zlowout <= 0;
303
              end
              jal3 : begin
304
     Ė
305
                 PCout <= 1; R15in <= 1;
306
                 #25 R15in <= 0; PCout <= 0;
```

```
307
308
             jal4 : begin
               Rout <= 1; PCin <= 1; Gra <= 1;
309
                #25 Gra <= 0; PCin <= 0; Rout <= 0;
310
311
             jr3 : begin
312
               Rout <= 1; PCin <= 1; Gra <= 1;
313
                #25 Gra <= 0; PCin <= 0; Rout <= 0;
314
315
             mfhi3 : begin
316
                HIout <= 1; Gra <= 1; Rin <= 1;
317
                #25 Gra <= 0; Rin <= 0; HIout <= 0;
318
319
320
             mflo3 : begin
              LOout <= 1; Gra <= 1; Rin <= 1;
321
                #25 Gra <= 0; Rin <= 0; LOout <= 0;
322
323
324
               InPortout <= 1; Gra <= 1; Rin <= 1;
325
                #25 Gra <= 0; Rin <= 0; InPortout <= 0;
326
327
328
             out3 : begin
329
                Gra <= 1; Rout <= 1; OutPortin <= 1;
                #25 Gra <= 0; Rout <= 0; OutPortin <= 0;
330
331
             end
332
      halt3 : begin
333
               Run <= 0;
334
             end
335
          endcase
336
          if (Stop) begin
337
             Run <= 0;
338
          end
339
       end
340
341
       endmodule
342
343
```

Ram:

```
1 module RAM (input clk, write, input [8:0] addr, input [31:0] d, output reg [31:0] q);
2
module RAM (input clk, wr

reg [31:0] ram [51:0];

mitial begin

am[0] <= 32*h08300002

ram[1] <= 32*h08300002

ram[2] <= 32*h01000068

ram[3] <= 32*h017FFFC

am[4] <= 32*h09000061

ram[5] <= 32*h99800062

ram[6] <= 32*h99800062

ram[6] <= 32*h99800062

ram[6] <= 32*h99800062

ram[7] <= 32*h09980002

ram[1] <= 32*h9980002

ram[1] <= 32*h9980002

ram[1] <= 32*h9980002

ram[1] <= 32*h9980002

ram[1] <= 32*h9880002

ram[1] <= 32*h98880002

ram[1] <= 32*h98880002

ram[1] <= 32*h98880002

ram[2] <= 32*h19880002

ram[2] <= 32*h19880002

ram[2] <= 32*h19880002

ram[2] <= 32*h1980002

ram[2] <= 32*h1980003

ram[3] <= 32*h198003

ram[3] <= 32*h1980003

ram[3] <= 32*h1980003

ram[3] <
                                                                                   reg [31:0] ram [511:0];

| minitial begin | ram[0] < 32'h08800002; ram[1] < 32'h08800002; ram[1] < 32'h08000000; ram[2] < 32'h08000000; ram[2] < 32'h09000001; ram[3] < 32'h0917FFFC; ram[4] < 32'h09900001; ram[5] < 32'h09900002; ram[6] < 32'h99900002; ram[7] < 32'h09900002; ram[8] < 32'h09980002; ram[1] < 32'h09900000; ram[1] < 32'h09000000; ram[1] < 32'h09000000; ram[1] < 32'h09000002; ram[1] < 32'h09000002; ram[1] < 32'h09000000; ram[2] < 32'h19000000; ram[2] < 32'h19000000; ram[2] < 32'h11000000; ram[2] < 32'h10000000; ram[3] < 32'h0000000; ram[3
                       40
41
42
43
                  44
45
46
    ram[300] <= 32'h1EC50000;
ram[301] <= 32'h264D8000;
ram[302] <= 32'h26EED0000;
ram[303] <= 32'h478000000;
ram[104] <= 32'h55;
ram[82] <= 32'h26;
                                                                                                               Balways @ (posedge clk) begin

if(!write) begin

q = ram[addr];

end else begin

ram[addr] = d;
```

Test Benches

Phase 1:

The testbench files for the other arithmetic operations are very similar. The only difference is that the IRout value gets changed to allow the ALU to select the proper operation. Also, for NEG and NOT only one value needs to be pushed to the ALU so those testbench files are also slightly different.

ADD_TB:

```
58
59
60
                     Yin = 0;
HIin = 0;
61
62
                     LOin = 0;
                     Read = 0;
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
80
81
                     Clock = 0;
Clear = 0;
                     Mdatain = 0;
IRout = 0;
                     #10
                    #10
Read = 1;
Mdatain = 25;
MDRin = 1;
MDRout = 1;
                     Rlin = 1;
                     Read = 0;
MDRin = 0;
MDRout = 0;
                     Rlin = 0;
                     Read = 1;
                     Mdatain = 30;
MDRin = 1;
MDRout = 1;
82
83
84
85
86
87
88
89
90
91
92
93
94
95
                     Yin = 1;
                    Read = 0;

MDRin = 0;

MDRout = 0;

Mdatain = 0;
                     Rlout = 1;
IRout = 5'b00011;
                     /*11110 ADD 11001 = 110111*/
           endmodule
```

Phase 2:

The RAM register had each instruction initialized at address zero, had to be changed for each testbench. Also, for certain instructions I had to preload values into specific registers.

Load_TB:

```
timescale ins/ins
            module load tb;
            red Clear:
            reg PCout, Zlowout, Zhiout, MDRout, HIout, LOout;
            reg MARin, Zin, PCin, MDRin, IRin, Yin, HIin, LOin;
            reg IncPC, Read, Write;
reg Clock, CONin, Gra, Grb, Grc, Rin, Rout, BAout, Cout, InPortout;
            wire [31:0] Busout, Zlow_out, Zhi_out, Rl_out, R0_out;
   10
   11
            parameter T0 = 4'b0000,
   12
                               T1 = 4'b0001,
T2 = 4'b0010,
   13
   14
                                T3 = 4'b0011,
                               T4 = 4'b0100,
   15
                                T5 = 4'b0101,
   16
   18
19
                               T7 = 4'b0111:
   20
           reg [3:0] Present_state = T0;
   21
         □ Datapath DUT (Clock, Clear, Read, Write, HIin, LOin, PCin, IRin, Yin, Zin, MARin, MDRin, IncPC, Out_Portin, In_Portin, HIout, LOout, Zhiout, Zlowout, PCout, MDRout, Cout, InPortout, Gra, Grb, Grc, BAout, Rin, Rout, CONin,
   23
   25
   26
27
                                       Busout, Zlow_out, Zhi_out, Rl_out, R0_out);
   28
   29
30
           initial
        □ begin
   31
                      Clock = 0;
                      forever #10 Clock = ~ Clock;
   32
33
   34
   35
            always @(posedge Clock)
   36
         □ begin
   37
                      case (Present state)
Present state = T2;
                                              Present_state = 12;
Present_state = T3;
Present_state = T4;
Present_state = T5;
Present_state = T6;
Present_state = T7;
                                    : #40
: #40
: #40
: #40
                    T3
T4
T5
T6
        always @(Present_state)
           begin
  case (Present_state)
  T0: begin
    PCout<= 1;
    Wabin <= 1;</pre>
                       PCout<= 1;

MARIn <= 1;

IncPC <= 1;

Zin <= 1;

Zin <= 0;

Zhout <= 0;

MDRout <= 0;

MDRout <= 0;

MUTE <= 0;

HIout <= 0;

LOout <= 0;

Incorporate <= 0;
                        #25 PCout <= 0; MARin <= 0; IncPC <= 0; Zin <= 0;
                    end
T1: begin
     Zlowout<= 1;
PCin <= 1;
Read <= 1;
MDRin <= 1;
                        #25 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
                    T2: begin
MDRout<= 1;
                        IRin <= 1:
                        #25 MDRout <= 0; IRin <= 0;
                        Grb <= 1;
BAout <= 1;
Yin <= 1;
$25 Grb <= 0; BAout <= 0; Yin <= 0;
89
90 =
                    T4: begin
```

Loadi_TB:

```
| Section | Sect
```

Store_TB:

```
always @(Present_state)
begin
case (Present_state)
                                 49
50
51
52
53
55
56
61
62
63
64
66
67
71
72
73
74
77
77
78
78
79
81
                                                                                                    T0: begin
PCout<= 1;
                                                                                                                     PCout<= 1;
MARIN <= 1;
IncPC <= 1;
Zin <= 1;
Zin <= 1;
Zlowout <= 0;
Zhout <= 0;
MDRout <= 0;
Cout <= 0;
Write <= 0;
HIOut <= 0;
IOout <= 0;
IOout <= 0;
InPortout <= 0;
InPor
                                                                                                     end
Tl: begin
                                     Ė
                                                                                                                           Zlowout<= 1;
                                                                                                                        PCin <= 1;
Read <= 1;
MDRin <= 1;
                                                                                                                          #25 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
                                                                                                       end
T2: begin
MDRout<= 1;
                                                                                                                          IRin <= 1;
#25 MDRout <= 0; IRin <= 0;
                                                                                             #25 ...
end
T3: begin
Grb <= 1;
BAout <= 1;
Yin <= 1;
#25 Grb <= 0; BAout <= 0; Yin <= 0;
       82
83
84
85
                                     P
                                                                                                   T4: begin
   Zin <= 1;
   Cout <= 1;</pre>
                                 84
85
86
87
88
89
90
91
92
93
94
95
96
97
97
98
99
100
101
102
103
                                                                                                                     #25 Cout <= 0; Zin <= 0;
                                                                                                    end
T5: begin
                                 . Degin

Zlowout <= 1;

MARin <= 1;

$25 MARin <= 0; Zlowout <= 0;
                                                                                                   end
T6: begin
    Gra <= 1;
    BAout <= 1;
    MDRin <= 1;
    #25 BAout <= 0;    Gra <= 0;    MDRin <= 0;</pre>
                                    þ
                                                                                                 #25 BAout <=
end
T7: begin
    Write <= 1;
end
T8: begin
    Write <= 0;
    Read <= 1;
end
                                  Ė
  104
105
106
107
108
                             end
                                                             endcase
109 endmodule
```

ADDI/ANDI/ORI:

```
always @(Present_state)
43
          begin
     44
     case (Present_state)
45
     T0: begin
                     PCout<= 1;
46
                     MARin <= 1;
IncPC <= 1;
Zin <= 1;
47
48
49
50
                     Zlowout <= 0;
51
                     Zhiout <= 0;
52
                     MDRout <= 0;
53
                     Cout <= 0;
54
                     Write <= 0;
55
                     HIout <= 0;
56
                     LOout <= 0;
57
                     InPortout <= 0;</pre>
                     \sharp 25 PCout <= 0; MARin <= 0; IncPC <= 0; Zin <= 0;
58
59
                 end
     T1: begin
60
61
                     Zlowout<= 1;
                     PCin <= 1;
62
63
                     Read <= 1;
64
                     MDRin <= 1;
65
                     #25 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
66
67
     T2: begin
                     MDRout<= 1;
IRin <= 1;
$25 MDRout <= 0; IRin <= 0;
68
69
70
71
                 end
72
73
74
75
                 T3: begin
     Grb <= 1;
                     Rout <= 1;
                     Yin <= 1;
76
                     \sharp 25 Grb <= 0; Rout <= 0; Yin <= 0;
77
78
79
                 end
                 T4: begin
     þ
                     Zin <= 1;
Cout <= 1;</pre>
80
                     #25 Cout <= 0; Zin <= 0;
81
82
                 end
     83
                 T5: begin
84
                     Zlowout <= 1;
85
                     Gra <= 1;
Rin <= 1;
86
87
                     \sharp 25 Gra <= 0; Rin <= 0; Zlowout <= 0;
```

BRZR/BRNZ/BRPL/BRMI:

```
begin
     case (Present_state)
47
     48
     T0: begin
49
                   PCout<= 1;
                    MARin <= 1;
50
                    IncPC <= 1;
51
52
                    Zin <= 1;
 53
                    Zlowout <= 0;
                    Zhiout <= 0;
54
                    MDRout <= 0;
55
56
                    Cout <= 0;
57
                    Write <= 0;
58
                    HIout <= 0;
                    LOout <= 0;
59
 60
                    InPortout <= 0;</pre>
 61
                    #25 PCout <= 0; MARin <= 0; IncPC <= 0; Zin <= 0;
                 end
 62
     63
                T1: begin
 64
                    Zlowout<= 1;</pre>
 65
                    PCin <= 1;
                    Read <= 1;
 66
 67
                    MDRin <= 1;
 68
                    #25 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
                 end
 69
     T2: begin
 70
 71
                   MDRout<= 1;
 72
                    IRin <= 1;</pre>
 73
                    #25 MDRout <= 0; IRin <= 0;
 74
                 end
 75
     \dot{\Box}
                 T3: begin
                   Gra <= 1;
 76
 77
                    Rout <= 1;
 78
                    CONin <= 1;
79
                    #25 Gra <= 0; Rout <= 0; CONin <= 0;
                 end
80
81
     T4: begin
82
                    PCout <= 1;
                    Yin <= 1;
83
81
82
                  PCout <= 1;
83
                  Yin <= 1;
                  #25 PCout <= 0; Yin <= 0;
84
85
                end
               T5: begin
86
     Cout <= 1;
87
                  Zin <= 1;
88
                  #25 Cout <= 0; Zin <= 0;
89
               end
90
               T6: begin
     91
                  Zlowout <= 1;</pre>
92
93
                  if (CON_out) begin
94
                  PCin <= 1;
95
                  end
96
                  #25 PCin <= 0; Zlowout <= 0;
97
98
99
100 endmodule
```

IN/OUT:

```
always @(Present_state)
39
         begin
             case (Present_state)
40
     41
     T0: begin
                   PCout<= 1;
42
43
                   MARin <= 1;
                   IncPC <= 1;</pre>
44
45
                   Zin <= 1;
                   Zlowout <= 0;
46
47
                   Zhiout <= 0;
                   MDRout <= 0;
48
49
                   Cout <= 0;
                   Write <= 0;
50
51
                   HIout <= 0;
52
                   LOout <= 0;
53
                   InPortout <= 0;</pre>
54
                   #25 PCout <= 0; MARin <= 0; IncPC <= 0; Zin <= 0;
55
                end
                T1: begin
56
     57
                   Zlowout<= 1;
58
                   PCin <= 1;
                   Read <= 1;
59
60
                   MDRin <= 1;
61
                   #25 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
62
                end
63
                T2: begin
     64
                   MDRout<= 1;
                   IRin <= 1;</pre>
65
                   #25 MDRout <= 0; IRin <= 0;
66
67
                end
68
                T3: begin
69
                   InPortout <= 1;
70
                   Gra <= 1;
71
                   Rin <= 1;
72
                   #25 Gra <= 0; Rin <= 0; InPortout <= 0;
73
                end
74
          endcase
```

JR/JAL:

```
always @(Present_state)// do the required job in each state
40
41
43
44
45
50
51
55
55
57
58
60
61
62
63
64
66
67
70
77
77
77
77
77
77
                 begin
case (Present_state)
                                                                //assert the required signals in each clock cycl //see if you need to de-assertthese signals
                              T0: begin
PCout<= 1;
                                   PCout<= 1;

MARIn <= 1;

IncPC <= 1;

Zin <= 1;

Zin <= 0;

Zhiout <= 0;

Cout <= 0;

MDRout <= 0;

Cout <= 0;

Write <= 0;

HIout <= 0;

LOout <= 0;

Incout <= 0;

Incout <= 0;
                                    #25 PCout <= 0; MARin <= 0; IncPC <= 0; Zin <= 0;
                               T1: begin
                                    zlowout<= 1;
PCin <= 1;
Read <= 1;</pre>
                                    #25 Zlowout <= 0; PCin <= 0; Read <= 0; MDRin <= 0;
                              T2: begin
                                    MDRout<= 1;
IRin <= 1;
#25 MDRout <= 0; IRin <= 0;
                               T3: begin

PCout <= 1;

R15in <= 1;
                                    #25 R15in <= 0; PCout <= 0;
                              end
14: begin
    Rout <= 1;
    PCin <= 1;
    Gra <= 1;
    ‡25 Gra <= 0; PCin <= 0; Rout <= 0;</pre>
80
81
```

MFHI/MFLO:

Phase 3:

The RAM file has all the instructions preloaded at their specific address locations, the control unit tb will cycle through them.

Control_Unit_TB:


```
`timescale lns/lns
        module control_unit_tb;
     reg Clock, CU_clk, Reset, Stop;
wire [31:0] Busout;
        Datapath DUT (Clock, CU clk, Reset, Stop, Busout);
8
9
10
11
12
13
      begin
                  #10
                  Reset = 1;
                  Reset = 0;
14
15
16
17
18
19
        initial
      ₽
                 Clock = 0;
forever #10 Clock = ~ Clock;
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
     initial

begin
           begin
                 CU_clk = 1;
forever #20 CU_clk = ~ CU_clk;
      initial


begin
           begin
                 #20
Reset = 0;
Stop = 0;
         endmodule
39
40
```

```
Address
                ORG
                       0
                                      ; R1 = 2
                ldi
                        R1, 2
   0
                ldi
                        RO, O(R1)
                                      ; R0 = 2
                ld
                        R2, $68
                                      ; R2 = ($68) = $55
                        R2, -4(R2)
                                      ; R2 = $51
                ldi
                ld
                        R1, 1(R2)
                                      ; R1 = ($52) = $26
                ldi
                       R3, $69
                      R3, 4
                                     ; continue with the next instruction (will not branch)
                brmi
                ldi
                       R3, 2(R3)
                                     ; R3 = $6B
               ld
                       R7, -3(R3)
                                     ; R7 = ($6B - 3) = $55
                nop
                brpl
                      R7, 2
                                     ; continue with the instruction at "target" (will branch)
                       R2, 5(R0)
                                     ; this instruction will not execute
               ldi
                       R3, 2(R1)
                                     ; this instruction will not execute
               ldi
                                     ; R3 = $BC
               add
                      R3, R2, R3
     target
                addi
                      R7, R7, 2
                                     ; R7 = $57
                      R7, R7
                                     ; R7 = $FFFFFA9
               neg
                not
                       R7, R7
                                     ; R7 = $56
                      R7, R7, $0F
                andi
                                     ; R7 = 6
                       R1, R1, R0
                                     ; R1 = $80000009
                ror
                       R7, R1, $1C
                                     ; R7 = $8000001D
                ori
                                     ; R7 = $E0000007
                shra
                      R7, R7, R0
                shr
                       R2, R3, R0
                                     ; R2 = $2F
                       $52, R2
                                     ; ($52) = $2F new value in memory with address $52
                st
                       R2, R2, R0
                rol
                                     ; R2 = $BC
                       R2, R3, R0
                or
                                     ; R2 = $BE
                                     ; R1 = $8
                and
                      R1, R2, R1
                       $60(R1), R3
                                     ; ($68) = $BC new value in memory with address $68
               st
               sub
                      R3, R2, R3
                                     ; R3 = 2
                shl
                       R1, R2, R0
                                     ; R1 = $2F8
                      R4, 6
                                     ; R4 = 6
                ldi
                ldi
                       R5, $32
                                     ; R5 = $32
                      R5, R4
                                     ; HI = 0; LO = $12C
                mul
                mfhi
                      R7
                                     ; R7 = 0
                                     ; R6 = $12C
               mflo
                      R6
                       R5, R4
                                     ; HI = 2, LO = 8
                div
                ldi
                       R8, -1(R4)
                                     ; R8 = 5
                                                      setting up argument registers
                      R9, -19(R5)
                                     ; R9 = $1F
                                                          R8, R9, R10, and R11
                ldi
                ldi
                       R10, 0(R6)
                                     ; R10 = $12C
                ldi
                       R11, O(R7)
                                     ; R11 = 0
                                     ; address of subroutine subA in R10 - return address in R15
                jal
                       R10
 $28
                                     ; upon return, the program halts
               halt
                                     ; procedure subA
 $12C subA
               ORG
                       $12C
                      R13, R8, R10 ; R12 and R13 are return value registers
                add
                sub
                       R12, R9, R11 ; R13 = $131, R12 = $1F
                      R13, R13, R12; R13 = $112
                sub
                       R15
                                     ; return from procedure
```


Simulations




Ons-2000ns



2000ns-4000ns




4000ns-6000ns




6000ns-8000ns

31



8000ns-10000ns



10000ns-10588ns