BeagleBone Al System Reference Manual (SRM)

(BB Al Image)

THIS DOCUMENT



This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License

All derivative works are to be attributed to Jason Kridner of BeagleBoard.org.

Supply comments and errors via https://github.com/beagleboard/beaglebone-ai/issues.

All information in this document is subject to change without notice.

For an up to date version of this document refer to:

https://github.com/beagleboard/beaglebone-ai/wiki/System-Reference-Manual

BeagleBone Al Design

REGULATORY AND COMPLIANCE INFORMATION

WARNINGS, RESTRICTIONS, AND DISCLAIMERS

WARRANTY

Table of Contents (insert here)

1.0 Introduction

Built on the proven BeagleBoard.org® open source Linux approach, BeagleBone® AI fills the gap between small SBCs and more powerful industrial computers. Based on the Texas Instruments AM5729, developers have access to the powerful SoC with the ease of BeagleBone® Black header and mechanical compatibility. BeagleBone® AI makes it easy to explore how artificial intelligence (AI) can be used in every-day life via TI C66x digital-signal-processor (DSP) cores and embedded-vision-engine (EVE) cores supported through an optimized TIDL machine learning OpenCL API with pre-installed tools. Focused on everyday automation in industrial, commercial and home applications.

2.0 Change History

2.1 Document Change History

2.2 Board changes

2.2.1 Rev A0

Initial prototype revision. Not taken to production.

2.2.2 Rev A1

Second round prototype.

- · Fixed size of mounting holes.
- · Added LED for WiFi status.
- · Added microHDMI.
- · Changed eMMC voltage from 3.3V to 1.8V to support HS200.
- · Changed eMMC from 4GB to 16GB.
- Changed serial debug header from 6-pin 100mil pitch to 3-pin 1.5mm pitch.
- Switched expansion header from UART4 to UART5. The UART4 pins were used for the microHDMI.

2.2.3 Rev A1a

Pilot run.

· Added pull-down resistor on serial debug header RX line.

2.2.4 Rev A2

Proposed changes.

- Moved microSD card cage closer to microHDMI to fit cases better.
- Connected AM5729 ball AB10 to to P9.13 to provide a GPIO.
- HDMI hot-plug detection fixes planned (TBD).

3.0 Connecting Up Your BeagleBone Al

- 3.1 What's In the Box
- 3.2 Main Connection Scenarios
- 3.3 Tethered to a PC
- 3.4 Standalone w/Display and Keyboard/Mouse

4.0 BeagleBone Al Overview

- 4.1 BeagleBone Compatibility (Do we want this?)
- 4.2 BeagleBone Al Features

Main Processor Features

- Dual 1.5GHz ARM® Cortex®-A15 with out-of-order speculative issue 3-way superscalar execution pipeline for the fastest execution of existing 32-bit code
- 2 466x Floating-Point VLIW DSP supported by OpenCL
- 4 Embedded Vision Engines (EVEs) supported by TIDL machine learning library
- 2x Dual-Core Programmable Real-Time Unit (PRU) subsystems (4 PRUs total) for ultra low-latency control and software generated peripherals
- 2x Dual ARM® Cortex®-M4 co-processors for real-time control
- IVA-HD subsystem with support for 4K @ 15fps H.264 encode/decode and other codecs @ 1080p60
- · Vivante® GC320 2D graphics accelerator
- Dual-Core PowerVR® SGX544™ 3D GPU

Communications

- · BeagleBone Black header and mechanical compatibility
- · 16-bit LCD interfaces
- 4+ UARTs
- · 2 I2C ports
- 2 SPI ports
- · Lots of PRU I/O pins

Memory

- 1GB RAM
- · 16GB on-board eMMC flash

Connectors

- · USB Type-C connector for power and SuperSpeed dual-role controller
- · Gigabit Ethernet
- 802.11ac 2.4/5GHz WiFi

Out of Box Software

· Zero-download out of box software environment

4.3 Board Component Locations

5.0 BeagleBone Al High Level Specification

Block Diagram
Processor
DSP
EVEs
PRUs
Graphics Accelerator
Memory
Power
Connectivity
6.0 Detailed Hardware Design
This section provides a detailed description of the Hardware design. This can be useful for interfacing, writing drivers, or using it to help modify specifics of your own design.
Figure ? below is the high level block diagram of the board.
(Block Diagram Picture)
Figure ?. BeagleBone Al Block Diagram
6.1 Power Section
Figure ? is the high level block diagram of the power section of the board.
(Block Diagram for Power)
6.1.1 TPS6590377 PMIC
(Info from Datasheet)
(Block Diagram from Datasheet)
6.1.2 USB-C Power
Figure 23 below shows how the USB-C power input is connected to the TPS6590377.
(Schematic screenshoot)

6.1.3 Power Button

6.1.4

7.0 Connectors

7.1 Expansion Connectors

The expansion interface on the board is comprised of two 46 pin connectors. All signals on the expansion headers are 3.3V unless otherwise indicated

NOTE: Do not connect 5V logic level signals to these pins or the board will be damaged.

NOTE: DO NOT APPLY VOLTAGE TO ANY I/O PIN WHEN POWER IS NOT SUPPLIED TO THE BOARD. IT WILL DAMAGE THE PROCESSOR AND VOID THE WARRANTY.

NO PINS ARE TO BE DRIVEN UNTIL AFTER THE SYS_RESET LINE GOES HIGH.

Figure? shows the location of the expansion connectors.

Insert Figure Here

The location and spacing of the expansion headers are the same as on the BeagleBone Black.

7.1.1 Connector P8

Table ? shows the pinout of the **P8** expansion header. Other signals can be connected to this connector based on setting the pin mux on the processor, but this is the default settings on power up. The SW is responsible for setting the default function of each pin. There are some signals that have not been listed here. Refer to the processor documentation for more information on these pins and detailed descriptions of all of the pins listed. In some cases there may not be enough signals to complete a group of signals that may be required to implement a total interface.

The PROC column is the pin number on the processor.

The **PIN** column is the pin number on the expansion header.

The MODE columns are the mode setting for each pin. Setting each mode to align with the mode column will give that function on that pin.

NOTE: DO NOT APPLY VOLTAGE TO ANY I/O PIN WHEN POWER IS NOT SUPPLIED TO THE BOARD. IT WILL DAMAGE THE PROCESSOR AND VOID THE WARRANTY.

NO PINS ARE TO BE DRIVEN UNTIL AFTER THE SYS_RESET LINE GOES HIGH.

Table ? Expansion Header P8 Pinout

PIN	PROC	NAME	MODE0	MODE1	MODE2	MODE3
1		GND				
2		GND				
3	AB8	AB8_MMC3_DATA6	mmc3_dat6	spi4_d0	uart10_ctsn	
4	AB5	AB5_MMC3_DATA7	mmc3_dat7	spi4_cs0	uart10_rtsn	
5	AC9	AC9_MMC3_DATA2	mmc3_dat2	spi3_cs0	uart5_ctsn	
6	AC3	AC3_MMC3_DATA3	mmc3_dat3	spi3_cs1	uart5_rtsn	
7	G14	G14_TIMER11	mcasp1_axr14	mcasp7_aclkx	mcasp7_aclkr	
8	F14	F14_TIMER12	mcasp1_axr15	mcasp7_fsx	mcasp7_fsr	
9	E17	E17_TIMER14	xref_clk1	mcasp2_axr9	mcasp1_axr5	mcasp2_ahclkx
10	A13	A13_TIMER10	mcasp1_axr13	mcasp7_axr1		
11	AH4	AH4_GPIO3_11	vin1a_d7			vout3_d0
12	AG6	AG6_GPIO3_10	vin1a_d6			vout3_d1
13	D3	D3_EHRPWM2B	vin2a_d10			mdio_mclk
14	D5	D5_GPIO4_13	vin2a_d12			rgmii1_txc

PIN	PROC	NAME	MODE0	MODE1	MODE2	MODE3
15	D1	GPIO4_3	vin2a_d2			
	A3		vin2a_d19		vin2b_d4	rgmii1_rxctl
16	B4	B4_GPIO4_29	vin2a_d21		vin2b_d2	rgmii1_rxd2
17	A7	A7_GPIO8_18	vout1_d18		emu4	vin4a_d2
18	F5	F5_GPIO4_9	vin2a_d8			
19	E6	E6_EHRPWM2A	vin2a_d9			
20	AC4	AC4_MMC3_CMD	mmc3_cmd	spi3_sclk		
21	AD4	AD4_MMC3_CLK	mmc3_clk			
22	AD6	AD6_MMC3_DATA5	mmc3_dat5	spi4_d1	uart10_txd	
23	AC8	AC8_MMC3_DATA4	mmc3_dat4	spi4_sclk	uart10_rxd	
24	AC6	AC6_MMC3_DATA1	mmc3_dat1	spi3_d0	uart5_txd	
25	AC7	AC7_MMC3_DATA0	mmc3_dat0	spi3_d1	uart5_rxd	
26	В3	B3_GPIO4_28	vin2a_d20		vin2b_d3	rgmii1_rxd3
27	E11	LCD_VSYNC	vout1_vsync			vin4a_vsync0
	A8		vout1_d19		emu15	vin4a_d3
28	D11	LCD CLK	vout1 clk			vin4a fld0
	C9	_	vout1 d20		emu16	vin4a d4
29	C11	LCD_HSYNC	vout1_hsync			vin4a_hsync0
	A 9	_	vout1_d21		emu17	vin4a d5
30	B10	LCD DE	vout1_de			vin4a de0
	B9	_	vout1_d22		emu18	vin4a_d6
31	C8	LCD DATA14	vout1_d14		emu13	vin4a d14
	G16	-	mcasp4_axr0		spi3_d0	uart8_ctsn
32	C 7	LCD DATA15	vout1_d15		emu14	vin4a d15
	D17		mcasp4_axr1		spi3_cs0	uart8_rtsn
33	C6	LCD DATA13	vout1 d13		emu12	vin4a_d13
	AF9		vin1a_fld0	vin1b_vsync1		
34	D8	LCD DATA11	vout1_d11	_ ,	emu10	vin4a d11
	G6	-	vin2a_vsync0			vin2b_vsync1
35	A5	LCD DATA12	vout1_d12		emu11	vin4a d12
	AD9		vin1a de0	vin1b_hsync1		vout3_d17
36	D7	LCD DATA10	vout1_d10		emu3	vin4a_d10
	F2	202_27	vin2a_d0		000	
37	E8	LCD DATA8	vout1 d8		uart6 rxd	vin4a_d8
07	A21	LOD_D/ (I/ to	mcasp4_fsx	mcasp4_fsr	spi3_d1	uart8_txd
38	D9	LCD_DATA9	vout1_d9	точор і_ю	uart6_txd	vin4a_d9
00	C18	LOD_D/ (I/ to	mcasp4_aclkx	mcasp4 aclkr	spi3_sclk	uart8_rxd
39	F8	F8_LCD_DATA6	vout1_d6	тоаор т_аотт	emu8	vin4a_d22
40	E7	E7_LCD_DATA7	vout1_d7		emu9	vin4a_d23
41	E9	E9_LCD_DATA4	vout1_d4		emu6	vin4a_d23 vin4a_d20
42	E9 F9	F9_LCD_DATA5	vout1_d5		emu7	vin4a_d20 vin4a_d21
43	F10	F9_LCD_DATAS F10_LCD_DATA2	vout1_d5 vout1_d2		emu2	vin4a_d21 vin4a_d18
43 44	G11	G11_LCD_DATA3			emu5	vin4a_d16 vin4a_d19
44 45	F11	LCD_DATA0	vout1_d3			
+0		FOD_DVIVO	vout1_d0		uart5_rxd	vin4a_d16
16	B7	LCD DATA4	vout1_d16		uart7_rxd	vin4a_d0
46	G10	LCD_DATA1	vout1_d1		uart5_txd	vin4a_d17
	A10		vout1_d23		emu19	vin4a_d7

						_		_
PIN	PROC	MODE4	MODE5	MODE6	MODE7	MODE8	MODE9	

1

2

PIN	PROC	MODE4	MODE5	MODE6	MODE7	MODE8	MODE9
3	AB8	vin2b_de1					vin5a_hsync0
4	AB5	vin2b_clk1					vin5a_vsync0
5	AC9	vin2b_d3					vin5a_d3
6	AC3	vin2b_d2					vin5a_d2
7	G14				vin6a_d9		
8	F14				vin6a_d8		
9	E17	mcasp6_ahclkx			vin6a_clk0		
10	A13				vin6a_d10		
11	AH4	vout3_d16					
12	AG6	vout3_d17					
13	D3	vout2_d13					kbd_col7
14	D5	vout2_d11				mii1_rxclk	kbd_col8
15	D1	vout2_d21	emu12			uart10_rxd	kbd_row6
	A3	vout2_d4		vin3a_d11		mii1_txer	
16	B4	vout2_d2	vin3a_fld0	vin3a_d13		mii1_col	
17	A7	vin3a_d2	obs11	obs27		_	
18	F5	vout2_d15	emu18			mii1_rxd3	kbd_col5
19	E6	vout2_d14	emu19			mii1_rxd0	kbd_col6
20	AC4	vin2b_d6				_	vin5a_d6
21	AD4	vin2b_d7					vin5a_d7
22	AD6	vin2b_d0					vin5a_d0
23	AC8	vin2b_d1					vin5a_d1
24	AC6	vin2b_d4					vin5a_d4
25	AC7	vin2b_d5					vin5a_d5
26	B3	vout2 d3	vin3a_de0	vin3a_d12		mii1_rxer	viiiou_uo
27	E11	vin3a_vsync0	VIII0a_000	VIII0a_a12		spi3_sclk	
_,	A8	vin3a_d3	obs12	obs28		opio_oom	
28	D11	vin3a_fld0	00012	00020		spi3_cs0	
20	C9	vin3a_d4	obs13	obs29		opio_000	
29	C11	vin3a_hsync0	00010	00020		spi3_d0	
20	A9	vin3a_d5	obs14	obs30		3pi0_u0	
30	B10	vin3a_de0	00314	00300		spi3_d1	
30	B9	vin3a_de0 vin3a_d6	obs15	obs31		spi3_u i	
31	C8		obs13	obs31			
31	G16	vin3a_d14 uart4_rxd	0059	vout2 d18		vin4a d18	vin5a_d13
32	C7	-	obo10	_		VII14a_u10	virioa_u io
32	D17	vin3a_d15 uart4 txd	obs10	obs26		vin4a d19	vinEo d10
22		_	obo0	vout2_d19		VII14a_U19	vin5a_d12
33	C6	vin3a_d13	obs8	obs24	timor1E	aniO di	label rough
0.4	AF9	vout3_clk	uart7_txd	ah-00	timer15	spi3_d1	kbd_row1
34	D8	vin3a_d11	obs6	obs22	obs_dmarq2	:4 -14	O همادا
0.5	G6	vout2_vsync	emu9		uart9_txd	spi4_d1	kbd_row3
35	A5	vin3a_d12	obs7	obs23		:0!!-	Ld= -l0
00	AD9	vout3_de	uart7_rxd	-104	timer16	spi3_sclk	kbd_row0
36	D7	vin3a_d10	obs5	obs21	obs_irq2	14 10	
0=	F2	vout2_d23	emu10		uart9_ctsn	spi4_d0	kbd_row4
37	E8	vin3a_d8					
	A21	i2c4_scl		vout2_d17		vin4a_d17	vin5a_d14
38	D9	vin3a_d9					
	C18	i2c4_sda		vout2_d16		vin4a_d16	vin5a_d15
		vin3a_d22	obs4	obs20			
39	F8			000=0			
39 40 41	F8 E7 E9	vin3a_d23 vin3a_d20	obs2	obs18			

PIN	PROC	MODE4	MODE5	MODE6	MODE7	MODE8	MODE9
42	F9	vin3a_d21	obs3	obs19			
43	F10	vin3a_d18	obs0	obs16	obs_irq1		
44	G11	vin3a_d19	obs1	obs17	obs_dmarq1		
45	F11	vin3a_d16				spi3_cs2	
	B7	vin3a_d0					
46	G10	vin3a_d17					
	A10	vin3a_d7				spi3_cs3	

PIN	PROC	MODE10	MODE11
1			
2	۸Do	ohrnuma trinzono innut	nrO miid rydd
3	AB8	ehrpwm3_tripzone_input	pr2_mii1_rxd1
4	AB5	eCAP3_in_PWM3_out	pr2_mii1_rxd0
5	AC9	eQEP3_index	pr2_mii_mr1_clk
6	AC3	eQEP3_strobe	pr2_mii1_rxdv
7	G14	timer11	pr2_mii0_rxdv
8	F14	timer12	pr2_mii0_rxd3
9	E17	timer14	pr2_mii1_crs
10	A13	timer10	pr2_mii_mr0_clk
11	AH4	eQEP2B_in	
12	AG6	eQEP2A_in	
13	D3	ehrpwm2B	pr1_mdio_mdclk
14	D5	eCAP2_in_PWM2_out	pr1_mii1_txd1
15	D1	eCAP1_in_PWM1_out	pr1_ecap0_ecap_capin_apwm_o
	A3	ehrpwm3_tripzone_input	pr1_mii1_rxd0
16	B4		pr1_mii1_rxlink
17	A 7	pr2_edio_data_in2	pr2_edio_data_out2
18	F5	eQEP2_strobe	pr1_mii1_txd3
19	E6	ehrpwm2A	pr1_mii1_txd2
20	AC4	eCAP2_in_PWM2_out	pr2_mii1_txd2
21	AD4	ehrpwm2_tripzone_input	pr2_mii1_txd3
22	AD6	ehrpwm3B	pr2_mii1_rxd2
23	AC8	ehrpwm3A	pr2_mii1_rxd3
24	AC6	eQEP3B_in	pr2_mii1_txd0
25	AC7	eQEP3A_in	pr2_mii1_txd1
26	В3	eCAP3_in_PWM3_out	pr1_mii1_rxer
27	E11		
	A8	pr2_edio_data_in3	pr2_edio_data_out3
28	D11		·
	C9	pr2_edio_data_in4	pr2_edio_data_out4
29	C11	•	·
	A9	pr2_edio_data_in5	pr2_edio_data_out5
30	B10		
	В9	pr2_edio_data_in6	pr2_edio_data_out6
31	C8	pr2_uart0_txd	
	G16	h ====================================	
32	C7	pr2_ecap0_ecap_capin_apwm_o	
	D17		
33	C6	pr2_uart0_rxd	
	AF9	eQEP1B_in	
34	D8	pr2_uart0_cts_n	
J-T	D0	pi2_uaito_0t3_ii	

PIN	PROC	MODE10	MODE11
	G6	ehrpwm1A	pr1_uart0_rts_n
35	A5	pr2_uart0_rts_n	
	AD9	eQEP1A_in	
36	D7	pr2_edio_sof	
	F2	ehrpwm1B	pr1_uart0_rxd
37	E8	pr2_edc_sync1_out	
	A21		
38	D9	pr2_edio_latch_in	
	C18		
39	F8	pr2_edc_latch1_in	
40	E7	pr2_edc_sync0_out	
41	E9	pr1_ecap0_ecap_capin_apwm_o	
42	F9	pr2_edc_latch0_in	
43	F10	pr1_uart0_rxd	
44	G11	pr1_uart0_txd	
45	F11	pr1_uart0_cts_n	
	B7	pr2_edio_data_in0	pr2_edio_data_out0
46	G10	pr1_uart0_rts_n	
	A10	pr2_edio_data_in7	pr2_edio_data_out7

PIN	PROC	MODE12	MODE13	MODE14
1				
2				
3	AB8	pr2_pru0_gpi10	pr2_pru0_gpo10	gpio1_24
4	AB5	pr2_pru0_gpi11	pr2_pru0_gpo11	gpio1_25
5	AC9	pr2_pru0_gpi6	pr2_pru0_gpo6	gpio7_1
6	AC3	pr2_pru0_gpi7	pr2_pru0_gpo7	gpio7_2
7	G14	pr2_pru1_gpi16	pr2_pru1_gpo16	gpio6_5
8	F14	pr2_pru0_gpi20	pr2_pru0_gpo20	gpio6_6
9	E17	pr2_pru1_gpi6	pr2_pru1_gpo6	gpio6_18
10	A13	pr2_pru1_gpi15	pr2_pru1_gpo15	gpio6_4
11	AH4	pr1_pru0_gpi4	pr1_pru0_gpo4	gpio3_11
12	AG6	pr1_pru0_gpi3	pr1_pru0_gpo3	gpio3_10
13	D3	pr1_pru1_gpi7	pr1_pru1_gpo7	gpio4_11
14	D5	pr1_pru1_gpi9	pr1_pru1_gpo9	gpio4_13
15	D1	pr1_edio_data_in7	pr1_edio_data_out7	gpio4_3
	A3	pr1_pru1_gpi16	pr1_pru1_gpo16	gpio4_27
16	B4	pr1_pru1_gpi18	pr1_pru1_gpo18	gpio4_29
17	A7	pr2_pru0_gpi15	pr2_pru0_gpo15	gpio8_18
18	F5	pr1_pru1_gpi5	pr1_pru1_gpo5	gpio4_9
19	E6	pr1_pru1_gpi6	pr1_pru1_gpo6	gpio4_10
20	AC4	pr2_pru0_gpi3	pr2_pru0_gpo3	gpio6_30
21	AD4	pr2_pru0_gpi2	pr2_pru0_gpo2	gpio6_29
22	AD6	pr2_pru0_gpi9	pr2_pru0_gpo9	gpio1_23
23	AC8	pr2_pru0_gpi8	pr2_pru0_gpo8	gpio1_22
24	AC6	pr2_pru0_gpi5	pr2_pru0_gpo5	gpio7_0
25	AC7	pr2_pru0_gpi4	pr2_pru0_gpo4	gpio6_31
26	B3	pr1_pru1_gpi17	pr1_pru1_gpo17	gpio4_28
27	E11	pr2_pru1_gpi17	pr2_pru1_gpo17	gpio4_23
	A8	pr2_pru0_gpi16	pr2_pru0_gpo16	gpio8_19
28	D11			gpio4_19

PIN	PROC	MODE12	MODE13	MODE14
	C9	pr2_pru0_gpi17	pr2_pru0_gpo17	gpio8_20
29	C11			gpio4_22
	A9	pr2_pru0_gpi18	pr2_pru0_gpo18	gpio8_21
30	B10			gpio4_20
	B9	pr2_pru0_gpi19	pr2_pru0_gpo19	gpio8_22
31	C8	pr2_pru0_gpi11	pr2_pru0_gpo11	gpio8_14
	G16			
32	C7	pr2_pru0_gpi12	pr2_pru0_gpo12	gpio8_15
	D17	pr2_pru1_gpi0	pr2_pru1_gpo0	
33	C6	pr2_pru0_gpi10	pr2_pru0_gpo10	gpio8_13
	AF9			gpio3_1
34	D8	pr2_pru0_gpi8	pr2_pru0_gpo8	gpio8_11
	G6	pr1_edio_data_in4	pr1_edio_data_out4	gpio4_0
35	A5	pr2_pru0_gpi9	pr2_pru0_gpo9	gpio8_12
	AD9			gpio3_0
36	D7	pr2_pru0_gpi7	pr2_pru0_gpo7	gpio8_10
	F2	pr1_edio_data_in5	pr1_edio_data_out5	gpio4_1
37	E8	pr2_pru0_gpi5	pr2_pru0_gpo5	gpio8_8
	A21			
38	D9	pr2_pru0_gpi6	pr2_pru0_gpo6	gpio8_9
	C18			
39	F8	pr2_pru0_gpi3	pr2_pru0_gpo3	gpio8_6
40	E7	pr2_pru0_gpi4	pr2_pru0_gpo4	gpio8_7
41	E9	pr2_pru0_gpi1	pr2_pru0_gpo1	gpio8_4
42	F9	pr2_pru0_gpi2	pr2_pru0_gpo2	gpio8_5
43	F10	pr2_pru1_gpi20	pr2_pru1_gpo20	gpio8_2
44	G11	pr2_pru0_gpi0	pr2_pru0_gpo0	gpio8_3
45	F11	pr2_pru1_gpi18	pr2_pru1_gpo18	gpio8_0
	B7	pr2_pru0_gpi13	pr2_pru0_gpo13	gpio8_16
46	G10	pr2_pru1_gpi19	pr2_pru1_gpo19	gpio8_1
	A10	pr2_pru0_gpi20	pr2_pru0_gpo20	gpio8_23

Notes regarding the resistors on muxed pins.

7.1.2 Connector P9

Table? lists the signals on connector **P9**. Other signals can be connected to this connector based on setting the pin mux on the processor, but this is the default settings on power up.

There are some signals that have not been listed here. Refer to the processor documentation for more information on these pins and detailed descriptions of all of the pins listed. In some cases there may not be enough signals to complete a group of signals that may be required to implement a total interface.

The **PROC** column is the pin number on the processor.

The PIN column is the pin number on the expansion header.

The MODE columns are the mode setting for each pin. Setting each mode to align with the mode column will give that function on that pin.

NOTES:

In the table are the following notations:

PWR_BUT is a 5V level as pulled up internally by the TPS6590377. It is activated by pulling the signal to GND.

(Actually, on BeagleBone AI, I believe PWR_BUT is pulled to 3.3V, but activation is still done by pulling the signal to GND. Also, a quick grounding of PWR_BUT will trigger a system event where shutdown can occur, but there is no hardware power-off function like on Beagle-Bone Black via this signal. It does, however, act as a hardware power-on.)

NOTE: DO NOT APPLY VOLTAGE TO ANY I/O PIN WHEN POWER IS NOT SUPPLIED TO THE BOARD. IT WILL DAMAGE THE PROCESSOR AND VOID THE WARRANTY.

NO PINS ARE TO BE DRIVEN UNTIL AFTER THE SYS_RESET LINE GOES HIGH.

(On BeagleBone Black, SYS_RESET was a bi-directional signal, but it is only an output from BeagleBone AI to capes on BeagleBone AI.)

Table ?. Expansion Header P9 Pinout

(Please update the table to look reasonable on both web pages and in PDF.)

PIN	PROC	NAME MODEOMODE 1MODE 2MODE	E3MODE4MODE5N	NODE@MODE	7MODE8MODE	E9MODE10MODE	11MODE12MODE13MODE14
1		GND					
2		GND					
3	AB8	AB8_MM6263D447466d0uart10_ctsn	vin2b_de1		vin5a_	_h estyrpos/ 0m3 <u>prt2ip</u> znoö	inle er20dp urtu0 <u>pr3pi</u> pl0u0gp ojpod 1@24
4	AB5	AB5_MM6063D4477cs00art10_rtsn	vin2b_clk1		vin5a_	_vssQiAdP03_ipr2P_WiN	i/13 <u>pr@df</u> pru0 <u>pr@pi</u> ptru0g pjpd 1 <u>1</u> 25
5	AC9	AC9_MMo23D4A1622cs00art5_ctsn	vin2b_d3		vin5a_	_de@QEP3_ipnd2e_xmii	i_ pm2i_porlk :0 <u>pr@pi</u> p6ru0g .pojpo 7 <u>6</u> 1
6	AC3	AC3_MMo23D4A1832csulart5_rtsn	vin2b_d2		vin5a_	_da2QEP3satra2_boenii	i1 <u>pr2d</u> yoru0 <u>py3pi</u> joru0g jgijo o7 <u>2</u> 2
7	G14	G14_TIMEASp11measp47measbpx7_ac	kr	vin6a_d	d9	timer11 pr2_mii	i0 <u>pr2d</u> poru1 <u>pp3pi</u> p16u1gppip61 <u>1</u> 55
8	F14	F14_TIMMERIAp21meausp57mfsasp7_fsr		vin6a_d	d8	timer12 pr2_mii	i0 pr2dβ ru0 <u>pg0pi</u> 20u0g pip626
9	E17	E17_TIMeRtolkrincasp2massp1mas	s5p2 <u>malasþ6x</u> ahclkx	vin6a_d	clk0	timer14 pr2_mii	i1 <u>pc2s pru1p<u>n</u>3pip6ru1gpip66_18</u>
10	A13	A13_TIMME&SOMIm_exasp37_axr1		vin6a_c	d10	timer10 pr2_mii	i_pm20_patki1p <u>n3pi</u> pt5u1gppipn6 <u>1</u> 54
11	AH4	AH4_GP/IIO3a_tt/7 vout	3_ d @ut3_d16			eQEP2B_in	pr1_pru0 <u>p@jpi</u> pru0g_ ipip 3 <u>4</u> 11
12	AG6	AG6_GP/In03a_td6 vout	3_d/but3_d17			eQEP2A_in	pr1_pru0 <u>p@jpi</u> βru0g@j pip 3 <u>3</u> 10
13	D3	D3_EHRIP2M_M2B0 mdid	_m xdk st2_d13		kbd_c	ole7hrpwm2pB1_mo	diqo <u>rno</u> qodka 1 <u>oqqoi</u> piru 1gq ojoq 47 11
14	D5	D5_GP 1 @n42 <u>a13</u> d12 rgmi	1_ txo cut2_d11		mii1_rx&dbd_c	ol@CAP2_ip <u>r1P_</u> W/N	i⁄ll2 <u>otnolot</u> bru1 <u>pnglpi</u> p9ru1g ngip⊲ 1 <u>9</u> 13
15	D1	GPIO4_wm2a_d2	vout2_de21hu12		uart10_ kkod _rd	owe@CAP1_ip <u>r1</u> P_WAM	Ap<u>nOote</u>teal pop ocketies<u>clien@</u>poliedelo@uti
	АЗ	vin2a_d19 vin2b_d 4 mi	1_mxxxtt2_d4 v	rin3a_d11	mii1_txer	ehrpwm3 <u>pr</u> tripznö	ini <u>er</u> nholppurtu 1 <u>projpi</u> pt6u 1gr <u>opipe41</u> @7
16	B4	B4_GPM0n42a29d21 vin2b_dagmi	1_mxxxd122_d12n3a_f1x	d 6 3a_d13	mii1_col	pr1_mii	i1 <u>p</u> rxt <u>lim</u> oku1 <u>pnglpi</u> pt&u1gn pip c4 <u>1</u> &29
17	A 7	A7_GPI@8t118d18 emu4 vin4	a_du2n3a_du2bs11 o	bs27		pr2_ediopdatad	io@datarwoo <u>d@pi</u> p5u0gpjp81518
18	F5	F5_GP10042 <u>a9_</u> d8	vout2_delf5iu18				i1 <u>ptxld</u> @pru1 <u>puglpi</u> p5ru1g_ gojpd 5_9
19	E6	E6_EHRiiP124a1 <u>M</u> 229A	vout2_delm4u19		mii1_rx db d_c	ole£hrpwm2pAr1_mii	i1 <u>ptxld2</u> pru1 <u>puglpi</u> p3ru1g upipe 4 <u>6</u> 10
20	AC4	AC4_MMn@3C441128_sclk	vin2b_d6		vin5a_	_deCAP2_ip <u>r2</u> PW/N	⁄1/2<u>ptada</u>⊅ ru0 <u>pr@pi</u> βru0g pjp6 330
21	AD4	AD4_MMC083CdlK	vin2b_d7		vin5a_	_d57hrpwm2p_n22ippznioi	inle <u>tradopurtiOpospi</u> aruOgogipo6229
22	AD6	AD6_MM0283D4431455d1uart10_txd	vin2b_d0		vin5a_	_de1hrpwm3pb32_mii	i1 pr2dp ru0 <u>pr3pi</u> pru0g pipd 923
23	AC8	AC8_MMo23D4444scllart10_rxd	vin2b_d1		vin5a_	_defhrpwm3pAr2_mii	i1 <u>pr2d</u> βsru0 <u>pg/pi</u> βru0g jgipd 22
24	AC6	AC6_MMoa3Daa181_douart5_txd	vin2b_d4		_		i1.pt2d@pru0 <u>pr3pi</u> pfru0gpgipo75_0
25	AC7	AC7_MM0230471890d1uart5_rxd	vin2b_d5		vin5a_	_dsQEP3Apin2_mii	i1 <u>pt2d</u> pru0 <u>pg/pip</u> 4ru0gp jip6 4_31
26	В3		1_mxxx1862_d&n3a_de		mii1_rxer	eCAP3_ipr1PW/N	<i>i</i> 16 <u>protetpru1podpi</u> p7u1g pipd 1.728
27	E11	LCD_VSYMC_vsync vin4	a_w siyn3ca 0_vsync0		spi3_sclk		pr2_pru1 <u>pr@pi</u> p7u1g .pipd 1723
	A8	_	a_d&3n3a_d&3bs12 o	bs28		pr2_ediopdatad	i o<u>β</u>dataruo0<u>ot69</u>piø6 u0g pip6 169
28	D11	LCD_Ckbut1_clk vin4	a_f kd0 3a_fld0		spi3_cs0		gpio4_19
	C9	vout1_d20 emu16 vin4	a_dw4n3a_do4bs13 o	bs29		pr2_ediopdatad	i o <u>é</u>d2 at <u>ar www.de/pi</u> p7u0g.pojp621720
29	C11	= = ;	a_h sin6a 0_hsync0		spi3_d0		gpio4_22
	A9	vout1_d21 emu17 vin4	a_d .5 n3a_d55os14 o			pr2_ediopdatad	i o<u>5</u>da<u>taru</u>o0<u>ot69</u>pip8u0gpjp8<u>1</u>221
30	B10		a_d e:0 3a_de0		spi3_d1		gpio4_20
	B9		a_dw6n3a_dw6bs15 o				io <u>6</u> d2 <u>at pruo Opti6pi</u> p 9u Og <u>p</u> ip 66 <u>1</u> 922
31	C8			bs25		pr2_uart0_txd	pr2_pru0 <u>pr@pi</u> ptru0g .gpip &1_114
	G16	. – . –		_	vin4a_d/185a_	-	
32	C7		a_d /15 3a_ddl 5 s10 o			. – . – .	o_porazpiporu:0.povojpoi@au0gpoipo81215
	D17			_	vin4a_d/1065a_	_	pr2_pru1 <u>pıgpi</u> pru1_gpo0
33	C6	LCD_DAGAttl3_d13 emu12 vin4	a_d/1813a_dd11368 o	bs24		pr2_uart0_rxd	pr2_pru0 <u>pr@pi</u> p0u0gpjip81_013

BeagleBone AI SRM 10.0 PICTURES

PROC NAME MODE(MODE MODE 2MODE 3MODE 4MODE 5MODE 6MODE 7MODE 8MODE 9MODE 11MODE 12MODE 12MODE 13MODE 14 AF9 vin1a fled@1b vsvnc1 vout3_allert7_txd timer15spi3 d1kbd roveQEP1B in 34 D8 LCD_DATAttt1_d11 obs22 obs_dmarq2 emu10 vin4a_d/ifh3a_ddlbs6 pr2_uart0_cts_n pr2_pru0pgpip6811 G6 vin2a vsync0 vin2b weapunt21 ventrus9 35 **A5** LCD DATAtt2 d12 emu11 vin4a d/123a ddl2s7 obs23 pr2_uart0_rts_n pr2_pru0prgpiperu0grpipe912 AD9 vin1a dei01b hsync1 vout3 d/b7ut3 deart7 rxd timer16spi3 solklod roveQEP1A in apio3 0 36 D7 LCD DATAttl0 d10 emu3 vin4a d/103a d/10s5 obs21 obs irq2 pr2 edio sof pr2_pru0pgpipru0gpipe710 F2 vin2a d0 vout2 de218u10 uart9_cspi4_d0kbd_rove4hrpwm1pB1_uart(pr1xebdiopdatediofgpiat4_but5 LCD DATAB d8 37 E8 uart6_rxidn4a_d8n3a_d8 pr2_edc_sync1_oput2_pru0pugpip658 A21 mcasp4mtsasp4sptis3r_d1uart8_txi2dc4_scl vout2_d17 vin4a d/in5a d14 38 D9 LCD_DATA91_d9 uart6_txxib14a_dx9n3a_d9 pr2_edio_latch_inpr2_pru0piqpipfru0gipip669 C18 mcasp4maalspx4spai8lksrolleart8_ri2tc4_sda vout2 d16 vin4a d/165a d15 39 F8 F8_LCDroDtATAst6 emu8 vin4a d2263a d22s4 obs20 pr2_edc_latch1_inpr2_pru0pin2pip16ru0gipip636 E7 E7_LCDoDATATA 40 emu9 vin4a_d263a_d23 pr2_edc_sync0_oput2_pru0pugpip647 41 E9 E9_LCDoDATAV4 emu6 vin4a d2203a d220s2 obs18 pr1_ecap0_ecap_porapiprualporapipou0gpipo814 F9 42 F9_LCDroDYATASS emu7 vin4a da2n13a da2ds3 obs19 pr2_edc_latch0_inpr2_pru0piqpiparu0gipipa625 43 F10 F10 LOLDOULDIATOR22 emu2 vin4a d/183a ddl8s0 obs16 obs irg1 pr1 uart0 rxd pr2_pru1pippip0u1gipip8202 G11 emu5 vin4a d/193a ddl9s1 44 G11_LC/10 utlA70/83 obs17 obs_dmarq1 pr1_uart0_txd pr2_pru0pippipru0gipipe03 45 F11 LCD DATATI d0 uart5 rxidh4a dx163a d16 spi3 cs2 pr1_uart0_cts_n pr2_pru1pigpip8u1gipip8180 B7 vout1_d16 uart7_rxidn4a_d0n3a_d0 pr2_ediopdatedio@datarcount@pipau0gpipa136 46 G10 LCD DATAttl d1 uart5 txช่h4a d/กักิ3a d17 pr1_uart0_rts_n pr2_pru1pigpipteu1gjpipte19 A10 vout1 d23 emu19 vin4a d//n3a d7 pr2_ediopdatediopdatercountingbia0u0gpip82@3 spi3 cs3


8.0 Cape Board Support

9.0 BeagleBone Al Mechanical


10.0 Pictures

BeagleBone Al Back of Board Image

BeagleBone AI SRM 10.0 PICTURES



BeagleBone AI SRM 11.0 SUPPORT INFORMATION



11.0 Support Information