

BeagleBone AI System Reference Manual

(BB AI Image)

BeagleBone AI

System Reference Manual (SRM)

THIS DOCUMENT



This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License

All derivative works are to be attributed to Jason Kridner of BeagleBoard.org.

Supply comments and errors via <https://github.com/beagleboard/beaglebone-ai/issues>.

All information in this document is subject to change without notice.

For an up to date version of this document refer to:

<https://github.com/beagleboard/beaglebone-ai/wiki/System-Reference-Manual>

BeagleBone AI Design

REGULATORY AND COMPLIANCE INFORMATION

WARNINGS, RESTRICTIONS, AND DISCLAIMERS

WARRANTY

Table of Contents (insert here)

1.0 Introduction

Built on the proven BeagleBoard.org® open source Linux approach, BeagleBone® AI fills the gap between small SBCs and more powerful industrial computers. Based on the Texas Instruments AM5729, developers have access to the powerful SoC with the ease of BeagleBone® Black header and mechanical compatibility. BeagleBone® AI makes it easy to explore how artificial intelligence (AI) can be used in everyday life via TI C66x digital-signal-processor (DSP) cores and embedded-vision-engine (EVE) cores supported through an optimized TIDL machine learning OpenCL API with pre-installed tools. Focused on everyday automation in industrial, commercial and home applications.

2.0 Change History

2.1 Document Change History

2.2 Board changes

2.2.1 Rev A0

Initial prototype revision. Not taken to production.

2.2.2 Rev A1

Second round prototype.

- Fixed size of mounting holes.
- Added LED for WiFi status.
- Added microHDMI.
- Changed eMMC voltage from 3.3V to 1.8V to support HS200.
- Changed eMMC from 4GB to 16GB.
- Changed serial debug header from 6-pin 100mil pitch to 3-pin 1.5mm pitch.

- Switched expansion header from UART4 to UART5. The UART4 pins were used for the microHDMI.

2.2.3 Rev A1a

Pilot run.

- Added pull-down resistor on serial debug header RX line.

2.2.4 Rev A2

Proposed changes.

- Moved microSD card cage closer to microHDMI to fit cases better.
- Connected AM5729 ball AB10 to P9.13 to provide a GPIO.
- HDMI hot-plug detection fixes planned (TBD).

3.0 Connecting Up Your BeagleBone AI

3.1 What's In the Box

3.2 Main Connection Scenarios

3.3 Tethered to a PC

3.4 Standalone w/Display and Keyboard/Mouse

4.0 BeagleBone AI Overview

4.1 BeagleBone Compatibility (Do we want this?)

4.2 BeagleBone AI Features

Main Processor Features

- Dual 1.5GHz ARM® Cortex®-A15 with out-of-order speculative issue 3-way superscalar execution pipeline for the fastest execution of existing 32-bit code
- 2 466x Floating-Point VLIW DSP supported by OpenCL
- 4 Embedded Vision Engines (EVEs) supported by TIDL machine learning library
- 2x Dual-Core Programmable Real-Time Unit (PRU) subsystems (4 PRUs total) for ultra low-latency control and software generated peripherals
- 2x Dual ARM® Cortex®-M4 co-processors for real-time control
- IVA-HD subsystem with support for 4K @ 15fps H.264 encode/decode and other codecs @ 1080p60

- Vivante® GC320 2D graphics accelerator
- Dual-Core PowerVR® SGX544™ 3D GPU

Communications

- BeagleBone Black header and mechanical compatibility
- 16-bit LCD interfaces
- 4+ UARTs
- 2 I2C ports
- 2 SPI ports
- Lots of PRU I/O pins

Memory

- 1GB RAM
- 16GB on-board eMMC flash

Connectors

- USB Type-C connector for power and SuperSpeed dual-role controller
- Gigabit Ethernet
- 802.11ac 2.4/5GHz WiFi

Out of Box Software

- Zero-download out of box software environment

4.3 Board Component Locations

5.0 BeagleBone AI High Level Specification

Block Diagram

Processor

DSP

EVEs

PRUs

Graphics Accelerator

Memory

Power

Connectivity

6.0 Detailed Hardware Design

7.0 Connectors

7.1 Expansion Connectors

The expansion interface on the board is comprised of two 46 pin connectors. All signals on the expansion headers are **3.3V unless otherwise indicated.

****NOTE:** Do not connect 5V logic level signals to these pins or the board will be damaged.

NOTE: DO NOT APPLY VOLTAGE TO ANY I/O PIN WHEN POWER IS NOT SUPPLIED TO THE BOARD. IT WILL DAMAGE THE PROCESSOR AND VOID THE WARRANTY.

NO PINS ARE TO BE DRIVEN UNTIL AFTER THE SYS_RESET LINE GOES HIGH.

Figure ? shows the location of the expansion connectors.

Insert Figure Here

The location and spacing of the expansion headers are the same as on the BeagleBone Black.

7.1.1 Connector P8

Table 2 shows the pinout of the **P8** expansion header. Other signals can be connected to this connector based on setting the pin mux on the processor, but this is the default settings on power up. The SW is responsible for setting the default function of each pin. There are some signals that have not been listed here. Refer to the processor documentation for more information on these pins and detailed descriptions of all of the pins listed. In some cases there may not be enough signals to complete a group of signals that may be required to implement a total interface.

The **PROC** column is the pin number on the processor.

The **PIN** column is the pin number on the expansion header.

The **MODE** columns are the mode setting for each pin. Setting each mode to align with the mode column will give that function on that pin.

NOTE: DO NOT APPLY VOLTAGE TO ANY I/O PIN WHEN POWER IS NOT SUPPLIED TO THE BOARD. IT WILL DAMAGE THE PROCESSOR AND VOID THE WARRANTY.

NO PINS ARE TO BE DRIVEN UNTIL AFTER THE SYS RESET LINE GOES HIGH.

Table 7. Expansion Header P8 Pinout

PIN	PROGNAME	MODE0	MODE1	MODE2	MODE3	MODE4	MODE5	MODE6	MODE7	MODE8	MODE9	MODE10	MODE11	MODE12	MODE13	MODE14		
1		GND																
2		GND																
3	AB8	AB8_MMC3	DATA0	uart10_ctsn	vin2b_de1						vin5a_ehrpwr	p82tmi	p3bncp	p22pr1	dp1gp	dp24		
4	AB5	AB5_MMC3	DATA1	uart10_rtsn	vin2b_clk1						vin5a_ehrpwr	p82tmi	p3bncp	p22pr1	dp1gp	dp25		
5	AC9	AC9_MMC3	DATA2	uart5_ctsn	vin2b_d3						vin5a_ehrpwr	p82tmi	p3bncp	p22pr1	dp1gp	dp26		
6	AC3	AC3_MMC3	DATA3	uart5_rtsn	vin2b_d2						vin5a_ehrpwr	p82tmi	p3bncp	p22pr1	dp1gp	dp27		
7	G14	G14_TIMER1	caspr7_caspr7	acklr				vin6a_d9			timer11pr2	mi02	xdp2	xdp1	dp2pr1	dp36		
8	F14	F14_TIMER1	caspr7_caspr7	fsr				vin6a_d8			timer12pr2	mi02	xdp2	xdp1	dp2pr1	dp37		
9	E17	E17_TIMER1	caspr2_caspr2	caspr2_caspr2	ahclck			vin6a_clk0			timer14pr2	mi02	pr2	pr1	dp2pr1	dp38		
10	A13	A13_TIMER1	caspr3_axr1					vin6a_d10			timer10pr2	mi02	pr2	pr1	dp2pr1	dp39		
11	AH4	AH4_GPIO	d71	vout3_vout3	d16						eQEP2B_in	pr1	pr0	dp1	gp1	gp41		
12	AG6	AG6_GPIO	d60	vout3_vout3	d17						eQEP2A_in	pr1	pr0	dp1	gp1	gp38		
13	D3	D3_EHWPWM2B		mdio_mdio	d13						kbd_cel7	p82tmi	p3bncp	p22pr1	dp1gp	dp71		
14	D5	D5_GPIO	d181	rgmii1_vout2	d11					mi01_rkbl	celBAP2	pr1	pr0	dp1	gp1	gp98		
15	D1	GPIO4	d32a_d2	vout2_vout2	d112					uart10_kbd	celBAP1	pr1	pr0	dp1	gp1	gp107		
	A3		vin2a_d19	vin2b_rgmii1	vout2_d4	vin3a_d11				mi01_txer	ehrpwr	p82tmi	p3bncp	p22pr1	dp1gp	gp26		
16	B4	B4_GPIO	d221	vin2b_rgmii1	vout2_d23a	vid8a_d13				mi01_col				pr1	mi01	pr1	dp1	gp28
17	A7	A7_GPIO	d1818	emu4_vin4a	d23a_d25	11 obs27						pr2	edp2	edp1	dp2	dp1	gp15	
18	F5	F5_GPIO	d98	vout2_vout2	d118					mi01_rkbl	celBEP2	pr2	pr1	dp1	gp1	gp95		
19	E6	E6_EHWPWM2A		vout2_vout2	d119					mi01_rkbl	celBEP2	pr2	pr1	dp1	gp1	gp60		
20	AC4	AC4_MMC3	DATA0	clk	vin2b_d6						vin5a_ehrpwr	p82tmi	p3bncp	p22pr1	dp1gp	dp30		
21	AD4	AD4_MMC3	ClkK		vin2b_d7						vin5a_ehrpwr	p82tmi	p3bncp	p22pr1	dp1gp	dp29		
22	AD6	AD6_MMC3	DATA1	uart10_txd	vin2b_d0						vin5a_ehrpwr	p82tmi	p3bncp	p22pr1	dp1gp	dp33		
23	AC8	AC8_MMC3	DATA2	uart10_rxd	vin2b_d1						vin5a_ehrpwr	p82tmi	p3bncp	p22pr1	dp1gp	dp32		
24	AC6	AC6_MMC3	DATA3	uart5_txd	vin2b_d4						vin5a_ehrpwr	p82tmi	p3bncp	p22pr1	dp1gp	dp35		

PIN	PROCNAME	MODEM0	MODEM1	MODEM2	MODEM3	MODEM4	MODEM5	MODEM6	MODEM7	MODEM8	MODEM9	MODEM10	MODEM11	MODEM12	MODEM13	MODEM14	
25	AC7	AC7_MMC3_SDATA0	uart5_rxd	vin2b_d5						vin5a_e3	EP3A2	inmiipr2	xdpr1	u2gpi4	gpi0	31	
26	B3	B3_GPIO2a_220	vin2b_rxd	mii1_vout2	d3a_d3a_d12					eCAP3p1	PWM5	enut1	gpi7	gpi0	28		
27	E11	LCD_VSYNC	vsync	vin4a_vsync0	sync0					spi3_sclk			pr2_prupr2	gpi7	gpi0	27	
	A8		vout1_d19	emu15	vin4a_d63a_d5	12obs28							pr2_edipr2	adipr2	adipr2	gpi0	16
28	D11	LCD_CLK	clk	vin4a_vld0a_fld0						spi3_cs0					gpio4_19		
	C9		vout1_d20	emu16	vin4a_d43a_d5	13obs29							pr2_edipr2	adipr2	adipr2	gpi0	27
29	C11	LCD_HSYNC	vsync	vin4a_vsync0	sync0					spi3_d0					gpio4_22		
	A9		vout1_d21	emu17	vin4a_d53a_d5	14obs30							pr2_edipr2	adipr2	adipr2	gpi0	28
30	B10	LCD_DE	ut1_de	vin4a_de0a_de0						spi3_d1					gpio4_20		
	B9		vout1_d22	emu18	vin4a_d63a_d5	15obs31							pr2_edipr2	adipr2	adipr2	gpi0	29
31	C8	LCD_DATA14	d14	emu13	vin4a_d13a_d5	9 obs25							pr2_uart0	txdpr2	prupr2	gpi0	14
	G16		mcasp4_axr0	spi3_d0	art8_cst1	rx_d vout2_d18	vin4a_vd18a_d13										
32	C7	LCD_DATA15	d15	emu14	vin4a_d13a_d5	10obs26							pr2_ecap0	ecap2	cap02	gpi0	12
	D17		mcasp4_axr1	spi3_cs0	art8_tx1	tx_d vout2_d19	vin4a_vd19a_d12						pr2_prupr2	gpi0	11_gpo0		
33	C6	LCD_DATA13	d13	emu12	vin4a_d13a_d5	8 obs24							pr2_uart0	rx_dpr2	prupr2	gpi0	13
	AF9		vin1a_vld0b_vsync1	vout3_cst1	7_tx_d timer1	spi3_d0d_re0	EP1B_in								gpio3_1		
34	D8	LCD_DATA11	d11	emu10	vin4a_d13a_d5	6 obs22	obs_dmarq2						pr2_uart0	ctspr2	prupr2	gpi0	81
	G6		vin2a_vsync0	vin2b_vsync0	vsync	uart9_spi4	d0d_re0	downp1A	uapt0	res0	1_data	in0	data	out4			
35	A5	LCD_DATA12	d12	emu11	vin4a_d12a_d5	7 obs23							pr2_uart0	rtspr2	prupr2	gpi0	92
	AD9		vin1a_vld0b_hsync1	out3_vld1	3_tx_d timer1	spi3_sclk_re0	EP1A_in								gpio3_0		
36	D7	LCD_DATA10	d10	emu3	vin4a_d10a_d5	5 obs21	obs_irq2						pr2_edio_sof	pr2_prupr2	gpi0	70	
	F2		vin2a_d0	vout2_cst1	10_0	uart9_spi4	d0d_re0	downp1B	uapt0	res0	1_data	in0	data	out5			
37	E8	LCD_DATA8	d8	uart6_vin4a	d63a_d8								pr2_edc_syncpr2	prupr2	gpi0	50	
	A21		mcasp4_casp0	spi3_d0	art8_cst1	scl vout2_d17	vin4a_vd13a_d14										
38	D9	LCD_DATA9	d9	uart6_vin4a	d63a_d9								pr2_edio_latchpr2	prupr2	gpi0	50	
	C18		mcasp4_casp1	spi3_d0	art8_cst1	sda vout2_d16	vin4a_vd16a_d15										
39	F8	F8_LCD_DATA6		emu8	vin4a_d22a_d22	2 obs20							pr2_edc_latchpr2	prupr2	gpi0	50	
40	E7	E7_LCD_DATA7		emu9	vin4a_d23a_d23								pr2_edc_syncpr2	prupr2	gpi0	50	
41	E9	E9_LCD_DATA4		emu6	vin4a_d23a_d23	2 obs18							pr1_ecap0	ecap2	cap02	gpi0	4
42	F9	F9_LCD_DATA5		emu7	vin4a_d23a_d23	3 obs19							pr2_edc_latchpr2	prupr2	gpi0	50	
43	F10	F10_LCD_DATA2		emu2	vin4a_d18a_d5	0 obs16	obs_irq1						pr1_uart0	rx_dpr2	prupr2	gpi0	20
44	G11	G11_LCD_DATA3		emu5	vin4a_d19a_d5	1 obs17	obs_dmarq1						pr1_uart0	txdpr2	prupr2	gpi0	3
45	F11	LCD_DATA0	d0	uart5_vin4a	d18a_d16					spi3_cs2			pr1_uart0	ctspr2	prupr2	gpi0	08
	B7		vout1_d16	uart7_vin4a	d63a_d0								pr2_edipr2	adipr2	adipr2	gpi0	16
46	G10	LCD_DATA1	d1	uart5_vin4a	d13a_d17								pr1_uart0	rtspr2	prupr2	gpi0	19
	A10		vout1_d23	emu19	vin4a_d73a_d7					spi3_cs3			pr2_edipr2	adipr2	adipr2	gpi0	20

Notes regarding the resistors on muxed pins.


7.1.2 Connector P9


8.0 Cape Board Support

9.0 BeagleBone AI Mechanical

10.0 Pictures

BeagleBone AI Back of Board Image





11.0 Support Information