## BeagleBone Al System Reference Manual

(BB AI Image)

## BeagleBone Al

System Reference Manual (SRM)

## THIS DOCUMENT



This work is licensed under a Creative Commons Attribution-ShareAlike

4.0 International License

All derivative works are to be attributed to Jason Kridner of BeagleBoard.org.

Supply comments and errors via https://github.com/beagleboard/beaglebone-ai/issues.

All information in this document is subject to change without notice.

For an up to date version of this document refer to:

https://github.com/beagleboard/beaglebone-ai/wiki/System-Reference-Manual

## BeagleBone Al Design

#### REGULATORY AND COMPLIANCE INFORMATION

### WARNINGS, RESTRICTIONS, AND DISCLAIMERS

## **WARRANTY**

## **Table of Contents (insert here)**

#### 1.0 Introduction

Built on the proven BeagleBoard.org® open source Linux approach, BeagleBone® Al fills the gap between small SBCs and more powerful industrial computers. Based on the Texas Instruments AM5729, developers have access to the powerful SoC with the ease of BeagleBone® Black header and mechanical compatibility. BeagleBone® Al makes it easy to explore how artificial intelligence (Al) can be used in everyday life via TI C66x digital-signal-processor (DSP) cores and embedded-vision-engine (EVE) cores supported through an optimized TIDL machine learning OpenCL API with pre-installed tools. Focused on everyday automation in industrial, commercial and home applications.

## 2.0 Change History

### 2.1 Document Change History

#### 2.2 Board changes

#### 2.2.1 Rev A0

Initial prototype revision. Not taken to production.

#### 2.2.2 Rev A1

Second round prototype.

- · Fixed size of mounting holes.
- · Added LED for WiFi status.
- · Added microHDMI.
- Changed eMMC voltage from 3.3V to 1.8V to support HS200.
- Changed eMMC from 4GB to 16GB.
- Changed serial debug header from 6-pin 100mil pitch to 3-pin 1.5mm pitch.

 Switched expansion header from UART4 to UART5. The UART4 pins were used for the microHDMI.

#### 2.2.3 Rev A1a

Pilot run.

· Added pull-down resistor on serial debug header RX line.

#### 2.2.4 Rev A2

Proposed changes.

- · Moved microSD card cage closer to microHDMI to fit cases better.
- Connected AM5729 ball AB10 to to P9.13 to provide a GPIO.
- · HDMI hot-plug detection fixes planned (TBD).

## 3.0 Connecting Up Your BeagleBone Al

- 3.1 What's In the Box
- 3.2 Main Connection Scenarios
- 3.3 Tethered to a PC
- 3.4 Standalone w/Display and Keyboard/Mouse

## 4.0 BeagleBone Al Overview

- 4.1 BeagleBone Compatibility (Do we want this?)
- 4.2 BeagleBone Al Features

## **Main Processor Features**

- Dual 1.5GHz ARM® Cortex®-A15 with out-of-order speculative issue 3-way superscalar execution pipeline for the fastest execution of existing 32-bit code
- · 2 466x Floating-Point VLIW DSP supported by OpenCL
- 4 Embedded Vision Engines (EVEs) supported by TIDL machine learning library
- 2x Dual-Core Programmable Real-Time Unit (PRU) subsystems (4 PRUs total) for ultra low-latency control and software generated peripherals
- 2x Dual ARM® Cortex®-M4 co-processors for real-time control
- IVA-HD subsystem with support for 4K @ 15fps H.264 encode/decode and other codecs @ 1080p60

- Vivante® GC320 2D graphics accelerator
- Dual-Core PowerVR® SGX544™ 3D GPU

#### Communications

- BeagleBone Black header and mechanical compatibility
- 16-bit LCD interfaces
- 4+ UARTs
- 2 I2C ports
- · 2 SPI ports
- · Lots of PRU I/O pins

## Memory

- 1GB RAM
- 16GB on-board eMMC flash

#### Connectors

- USB Type-C connector for power and SuperSpeed dual-role controller
- · Gigabit Ethernet
- 802.11ac 2.4/5GHz WiFi

#### **Out of Box Software**

· Zero-download out of box software environment

#### 4.3 Board Component Locations

## 5.0 BeagleBone Al High Level Specification

llock Diagram
rocessor
SP
VEs
RUs
iraphics Accelerator
lemory
ower
connectivity

## 6.0 Detailed Hardware Design

## 7.0 Connectors

#### 7.1 Expansion Connectors

The expansion interface on the board is comprised of two 46 pin connectors. All signals on the expansion headers are \*\*3.3V unless otherwise indicated.

\*\*NOTE: Do not connect 5V logic level signals to these pins or the board will be damaged.

NOTE: DO NOT APPLY VOLTAGE TO ANY I/O PIN WHEN POWER IS NOT SUPPLIED TO THE BOARD. IT WILL DAMAGE THE PROCESSOR AND VOID THE WARRANTY.

NO PINS ARE TO BE DRIVEN UNTIL AFTER THE SYS\_RESET LINE GOES HIGH.

Figure ? shows the location of the expansion connectors.

Insert Figure Here

The location and spacing of the expansion headers are the same as on the BeagleBone Black.

#### 7.1.1 Connector P8

**Table ?** shows the pinout of the **P8** expansion header. Other signals can be connected to this connector based on setting the pin mux on the processor, but this is the default settings on power up. The SW is responsible for setting the default function of each pin. There are some signals that have not been listed here. Refer to the processor documentation for more information on these pins and detailed descriptions of all of the pins listed. In some cases there may not be enough signals to complete a group of signals that may be required to implement a total interface.

The **PROC** column is the pin number on the processor.

The **PIN** column is the pin number on the expansion header.

The **MODE** columns are the mode setting for each pin. Setting each mode to align with the mode column will give that function on that pin.

NOTE: DO NOT APPLY VOLTAGE TO ANY I/O PIN WHEN POWER IS NOT SUPPLIED TO THE BOARD. IT WILL DAMAGE THE PROCESSOR AND VOID THE WARRANTY.

NO PINS ARE TO BE DRIVEN UNTIL AFTER THE SYS\_RESET LINE GOES HIGH.

Table ?. Expansion Header P8 Pinout

PIN	PROC	NAME	MODE0	MODE1	MODE2	MODE3V	IODE4	MODE <b>5</b> MOI	DE <b>6</b> MODE7
1		GND							
2		GND							
3	AB8	AB8_MMC3	_ <b>DnAmA6</b> _dat6	spi4_d0	uart10_ctsr	n vi	n2b_de	1	
4	AB5	AB5_MMC3	_ <b>⊡rAπiA3</b> _dat7	spi4_cs0	uart10_rtsn	n vi	n2b_clk	:1	
5	AC9	AC9_MMC3	_ <b>DATA2</b> _dat2	spi3_cs0	uart5_ctsn	vi	n2b_d3		
6	AC3	AC3_MMC3	_ <b>lb:AnT.633</b> _dat3	spi3_cs1	uart5_rtsn	vi	n2b_d2		
7	G14	G14_TIMER	11mcasp1_axi	114casp7_acl	kmcasp7_ac	clkr			vin6a_d9
8	F14	F14_TIMER	12mcasp1_axi	<b>15</b> casp7_fsx	mcasp7_fs	r			vin6a_d8
9	E17	E17_TIMER	14kref_clk1	mcasp2_axi	r9mcasp1_ax	κ <b>ონ</b> icasp2m	eathsptb6x	ahclkx	vin6a_clk0
10	A13	A13_TIMER	10mcasp1_axi	18casp7_axı	r1				vin6a_d10
11	AH4	AH4_GPIO3	3_ <b>t</b> iih1a_d7			vout3_d/6	<b>d</b> ut3_d1	6	
12	AG6	AG6_GPIO3	3_ <b>√n</b> i0n1a_d6			vout3_dr	but3_d1	7	
13	D3	D3_EHRPW	/Mw2n622a_d10			mdio_nvc	<b>olk</b> t2_d1	3	
14	D5	D5_GPIO4_	13/in2a_d12			rgmii1_to	ocut2_d1	1	
15	D1	GPIO4_3	vin2a_d2			V	out2_d2	1emu12	
	A3		vin2a_d19		vin2b_d4	rgmii1_v	<b>octt</b> 2_d4	vin3	a_d11
16	B4	B4_GPIO4_	2 <b>9</b> in2a_d21		vin2b_d2	rgmii1_v	<b>od£</b> 2_d2	vin3a_floil03	a_d13
17	A7	A7_GPIO8_	18/out1_d18		emu4	vin4a_ <b>d</b> ⁄a	n3a_d2	obs11 obs2	27
18	F5	F5_GPIO4_	9 vin2a_d8			V	out2_d1	5emu18	
19	E6	E6_EHRPW	/M22n42a_d9			V	out2_d1	4emu19	
20	AC4	AC4_MMC3	_ <b>@11/11/2</b> 3_cmd	spi3_sclk		vi	n2b_d6		
21	AD4	AD4_MMC3	_ <b>6tak</b> c3_clk			vi	n2b_d7		
22	AD6	AD6_MMC3	_ <b>bnAnTeX35</b> _dat5	spi4_d1	uart10_txd	vi	n2b_d0		
23	AC8	AC8_MMC3	_ <b>lbAnT&amp;3</b> _dat4	spi4_sclk	uart10_rxd	vi	n2b_d1		
24	AC6	AC6_MMC3	_ <b>lb:AnTe3</b> _dat1	spi3_d0	uart5_txd	vi	n2b_d4		

PIN	PROC	NAME	MODE0	MODE1	MODE2	MODE3MODE4	MODE <b>5</b> MOD	E <b>6</b> MODE7
25	AC7	AC7_MMC3	3_ <b>DrAnTA3</b> 0_dat0	spi3_d1	uart5_rxd	vin2b_d5		
26	B3	B3_GPIO4_	_2 <b>&amp;</b> in2a_d20		vin2b_d3	rgmii1 <b>_v∞d</b> 82_d3		_d12
27	E11	LCD_VSYN	C vout1_vsynd			vin4a_ <b>wsiyaa</b> 0vs	ync0	
	A8		vout1_d19		emu15	vin4a_d/2n3a_d3	obs12 obs28	3
28	D11	LCD_CLK	vout1_clk			vin4a_f <b>kdi0</b> 3a_fld	0	
	C9		vout1_d20		emu16	vin4a_d/4ln3a_d4	obs13 obs29	)
29	C11	LCD_HSYN	Cvout1_hsyn	0		vin4a_l <b>vsiy3aa</b> 0hs	ync0	
	A9		vout1_d21		emu17	vin4a_ <b>d/5</b> n3a_d5	obs14 obs30	)
30	B10	LCD_DE	vout1_de			vin4a_ <b>over</b> 03a_de	0	
	B9		vout1_d22		emu18	vin4a_ <b>d/6</b> n3a_d6	obs15 obs31	
31	C8	LCD_DATA	14 vout1_d14		emu13	vin4a_ <b>d/1/4</b> 3a_d1	4obs9 obs25	5
	G16		mcasp4_ax	r0	spi3_d0	uart8_outant4_rxo	d vout2	_d18
32	C7	LCD_DATA	15vout1_d15		emu14	vin4a_ <b>d/1</b> /53a_d1	50bs10 obs26	3
	D17		mcasp4_ax	r1	spi3_cs0	uart8_r <b>tsar</b> t4_txc	d vout2	_d19
33	C6	LCD_DATA	13vout1_d13		emu12	vin4a_ <b>d/1</b> 633a_d1	3obs8 obs24	ļ
	AF9		vin1a_fld0	vin1b_vsyn	c1	vout3_cll	cuart7_txd	timer15
34	D8	LCD_DATA	11 vout1_d11		emu10	vin4a_ <b>d/1/1</b> 3a_d1	1obs6 obs22	obs_dm
	G6		vin2a_vsyno	0		vin2b_wsyut21_vs	y <b>e</b> mu9	uart9_tx
35	A5	LCD_DATA	12vout1_d12		emu11	vin4a_ <b>d/1</b> 23a_d1	2obs7 obs23	3
	AD9		vin1a_de0	vin1b_hsyn	c1	vout3_d/d/t/t3_de	uart7_rxd	timer16
36	D7	LCD_DATA	10vout1_d10		emu3	vin4a_ <b>d/1</b> /03a_d1	0obs5 obs21	obs_irq2
	F2		vin2a_d0			vout2_d2	3emu10	uart9_ct
37	E8	LCD_DATA8	3 vout1_d8		uart6_rxd	vin4a_d/8n3a_d8		
	A21		mcasp4_fsx	mcasp4_fs	r spi3_d1	uart8_ti20c4_scl	vout2	d17
38	D9	LCD_DATAS	o vout1_d9	. –	uart6_txd	vin4a_ <b>d/9</b> n3a_d9		
	C18		mcasp4_ac	kmcasp4_ac	:lkspi3_sclk	uart8_riadc4_sda	vout2	d16
39	F8	F8_LCD_D/	AT <b>A6</b> ut1_d6	. –	emu8	vin4a_ <b>d/2</b> 123a_d2		)
40	E7	E7_LCD_D/	AT <b>A</b> 7ut1_d7		emu9	vin4a <b>d/2/3</b> 3a d2		
41	E9	E9_LCD_D/	ATMAGUt1_d4		emu6	 vin4a_ <b>d/21</b> 03a_d2	0obs2 obs18	3
42	F9	F9_LCD_D/	_		emu7	 vin4a_ <b>d/21</b> 3a_d2		)
43	F10	F10_LCD_E	_		emu2	 vin4a_ <b>d/1</b> /83a_d1		obs_irq1
44	G11	G11_LCD_E	_		emu5	vin4a d/183a d1		obs_dm
45	F11	LCD_DATA(	_		uart5_rxd			_
	B7	_	vout1_d16		uart7_rxd	 vin4a_ <b>d/0</b> n3a_d0		
46	G10	LCD_DATA	_		uart5_txd	 vin4a_ <b>d/1</b> /7/3a_d1		
	A10	_	vout1_d23		emu19	vin4a <b>d</b> /7n3a d7		

PIN	PROC	NAME	MODE0	MODE1	MODE2	MODE3MODE4	MODE\$MODE6MODE7
1		GND					
2		GND					
3	AB8	AB8_MMC3	_DnAnTA35_dat	:6 spi4_d0	uart10_cts	n vin2b_de	e1
4	AB5	AB5_MMC3	_ <b>DrAnTA3</b> _dat	7 spi4_cs0	uart10_rtsr	n vin2b_cll	<b>k1</b>
5	AC9	AC9_MMC3	DATA2 dat	2 spi3_cs0	uart5_ctsn	vin2b_d3	}

PIN	PROC	NAME	MODE0	MODE1	MODE2	MODE3MODE4	MODE <b>5</b> MODE	6MODE7
6	AC3	AC3_MMC3_	_ <b>bAntA3</b> _dat3	spi3_cs1	uart5_rtsn	vin2b_d2	2	
7	G14	G14_TIMER	1tmcasp1_axi	r <b>114</b> casp7_acl	kmcasp7_ac	clkr		vin6a_d9
8	F14	F14_TIMER1	2mcasp1_axi	r <b>15</b> casp7_fsx	mcasp7_fs	r		vin6a_d8
9	E17	E17_TIMER1	l4kref_clk1	mcasp2_axr	9mcasp1_ax	om5icasp2m_aatosptl6v_	_ahclkx	vin6a_clk0
10	A13	A13_TIMER1	l@mcasp1_axı	r <b>18</b> casp7_axr	1			vin6a_d10
11	AH4	AH4_GPIO3	_ <b>t</b> ih1a_d7			vout3_dout3_d	16	
12	AG6	AG6_GPIO3	_ <b>√ni0</b> n1a_d6			vout3_d/but3_d	17	
13	D3	D3_EHRPW	M2and10			mdio_nvolkt2_d	13	
14	D5	D5_GPIO4_	13/in2a_d12			rgmii1_whocut2_d	11	
15	D1	GPIO4_3	vin2a_d2			vout2_d2	21emu12	
	A3		vin2a_d19		vin2b_d4	rgmii1_ <b>vr⊗cdt</b> l2_d₄	1 vin3a_	_d11
16	B4	B4_GPIO4_2	2 <b>9</b> in2a_d21		vin2b_d2	rgmii1 <b>_v⊗d</b> 22_d2	2 vin3a_f <b>koh0</b> 3a_	_d13
17	A7	A7_GPIO8_1	1&rout1_d18		emu4	vin4a_ <b>d/2</b> n3a_d2	2 obs11 obs27	
18	F5	F5_GPIO4_9	vin2a_d8			vout2_d	l5emu18	
19	E6	E6_EHRPWI	M22n42a_d9			vout2_d	14emu19	
20	AC4	AC4_MMC3_	_ <b>@M10</b> 3_cmd	spi3_sclk		vin2b_d6	6	
21	AD4	AD4_MMC3_	_ <b>61.01</b> 463_clk			vin2b_d7	7	
22	AD6	AD6_MMC3_	_ <b>bh/T&amp;3</b> _dat5	spi4_d1	$uart10\_txd$	vin2b_d(	)	
23	AC8	AC8_MMC3_	_ <b>b⁄A√T&amp;3</b> _dat4	spi4_sclk	uart10_rxd	vin2b_d1		
24	AC6	AC6_MMC3_	_ <b>DATAG_</b> dat1	spi3_d0	uart5_txd	vin2b_d	ļ	
25	AC7	AC7_MMC3_	_ <b>bhAnTA3</b> 0_dat0	spi3_d1	uart5_rxd	vin2b_d5	5	
26	B3	B3_GPIO4_2	28/in2a_d20		vin2b_d3	rgmii1_ <b>vød</b> 82_d3	3 vin3a_ <b>o</b> wen03a_	_d12
27	E11	LCD_VSYNC	cout1_vsync			vin4a_wsiya@aovs	ync0	
	A8		vout1_d19		emu15	vin4a_d/3n3a_d3	3 obs12 obs28	
28	D11	LCD_CLK	vout1_clk			vin4a_f <b>kdl0</b> 3a_flo	10	
	C9		vout1_d20		emu16	vin4a_d/4n3a_d/	l obs13 obs29	
29	C11	LCD_HSYNC	Cvout1_hsyno	0		vin4a_ <b>lvsiy3aa</b> 0hs	sync0	
	<b>A</b> 9		vout1_d21		emu17	vin4a_d/fn3a_d	obs14 obs30	
30	B10	LCD_DE	vout1_de			vin4a_ <b>d/e</b> n03a_de	90	
	B9		vout1_d22		emu18	vin4a_ <b>d/6</b> n3a_d6	obs15 obs31	
31	C8	LCD_DATA14	4vout1_d14		emu13	vin4a_ <b>d/1r4</b> 3a_d1	4obs9 obs25	
	G16		mcasp4_axi	r0	spi3_d0	uart8_outant4_rx	d vout2_	_d18
32	C7	LCD_DATA1	5vout1_d15		emu14	vin4a_ <b>d/1/5</b> 3a_d1	5obs10 obs26	
	D17		mcasp4_axi	r1	spi3_cs0	uart8_r <b>tæn</b> rt4_txo	d vout2_	_d19
33	C6	LCD_DATA13	3vout1_d13		emu12	vin4a_ <b>d/1</b> /3/3a_d1	3obs8 obs24	
	AF9		vin1a_fld0	vin1b_vsync	:1	vout3_cl	k uart7_txd	timer15
34	D8	LCD_DATA11	I vout1_d11		emu10	vin4a_ <b>d/in</b> 3a_d1	1obs6 obs22	obs_dmarq2
	G6		vin2a_vsync	0		vin2b_wsyut@1vs	sy <b>er</b> nu9	uart9_txd
35	<b>A</b> 5	LCD_DATA12	2vout1_d12		emu11	vin4a_ <b>d/1</b> 23a_d1	2obs7 obs23	
	AD9		vin1a_de0	vin1b_hsync	:1	vout3_ <b>d/67</b> /tt3_de	_	timer16
36	D7	LCD_DATA10	0vout1_d10		emu3	vin4a_ <b>d/1</b> 1033a_d1	0obs5 obs21	obs_irq2
	F2		vin2a_d0			vout2_d2	23emu10	uart9_ctsn
37	E8	LCD_DATA8	vout1_d8		uart6_rxd	vin4a_ <b>d/6</b> n3a_d8	3	
	A21			mcasp4_fsr	.0 14	uart8_ti2dc4_scl	vout2_	147

PIN	PROC	NAME	MODE0	MODE1	MODE2	MODE3MODE4 MODE	E5MODE6MODE7
38	D9	LCD_DATA9	vout1_d9		uart6_txd	vin4a_ <b>d⁄9</b> n3a_d9	
	C18		mcasp4_ac	clkmcasp4_ac	clkspi3_sclk	uart8_ri2dc4_sda	vout2_d16
39	F8	F8_LCD_DA	√T <b>A⁄6</b> ut1_d6		emu8	vin4a_ <b>d/212</b> 3a_d22obs4	obs20
40	E7	E7_LCD_DA	NT1 <b>467</b> ut1_d7		emu9	vin4a_ <b>d/2</b> 333a_d23	
41	E9	E9_LCD_DA	ATMAGNut1_d4		emu6	vin4a_ <b>d/21</b> 03a_d20bs2	obs18
42	F9	F9_LCD_DA	√T <b>A⁄5</b> ut1_d5		emu7	vin4a_ <b>d/21</b> 3a_d21obs3	obs19
43	F10	F10_LCD_D	A <b>⊽∆</b> 2t1_d2		emu2	vin4a_ <b>d/li6</b> 3a_d18obs0	obs16 obs_irq1
44	G11	G11_LCD_D	)A <b>\T@\G</b> t1_d3		emu5	vin4a_ <b>d/1/9</b> 3a_d19obs1	obs17 obs_dmarq1
45	F11	LCD_DATA0	vout1_d0		uart5_rxd	vin4a_ <b>d/ln6</b> 3a_d16	
	B7		vout1_d16		uart7_rxd	vin4a_ <b>d/0</b> n3a_d0	
46	G10	LCD_DATA1	vout1_d1		uart5_txd	vin4a_ <b>d/1</b> i73a_d17	
	A10		vout1_d23		emu19	vin4a_ <b>d</b> /i/n3a_d7	

PIN	PROC	NAME MODE8 MODE9 MODE10MODE11MODE12MODE13MODE14
1		GND
2		GND
3	AB8	$AB8\_MMC3\_DATA 165a\_hs \textbf{phop} wm3 \underline{pt2} \underline{paroin1} \textbf{port2} \underline{pt2} \underline{pt3} \underline{pt3} \underline{pt4} $
4	AB5	$AB5\_MMC3\_DATA\ra{7}5a\_vspen240P3\_ipr2PVMVIBpra2dttpru0pcppi_totu0ggjrod1\underline{1}25$
5	AC9	AC9_MMC3_DATAn25a_d3eQEP3_ipdexmii_non2_notls0pg4pi6ru0ggjno76_1
6	AC3	AC3_MMC3_DATA65a_d2eQEP3_str@benii1_pra2dypru0pg4pij7ru0ggpjoo77_2
7	G14	G14_TIMER11 timer11 pr2_mii0_pr2dvpru1pg2pip60u1ggppo6165
8	F14	F14_TIMER12 timer12 pr2_mii0_pr2d_pru0pg4pi200u0ggjpo6266
9	E17	E17_TIMER14 timer14 pr2_mii1_pc2s_pru1pg4pi6pru1ggjpc66_18
10	A13	A13_TIMER10 timer10 pr2_mii_ppm20_parks1pg4pi_tb5su1ggpjac61_54
11	AH4	AH4_GPIO3_11 eQEP2B_in pr1_pru0pgpipa34_11
12	AG6	$AG6\_GPIO3\_10 \qquad \qquad eQEP2A\_in \qquad pr1\_pru0\underline{pgpi} \underline{\mathfrak{p}} ru0\underline{gpi} \underline{\mathfrak{p}} \underline{\mathfrak{s}} 10$
13	D3	D3_EHRPWM2Bkbd_col7ehrpwm2p31_mdiqpr11dpafks1pg1pip7ru1gpjpx47_11
14	D5	$D5\_GPI @i4\underline{11} @xclkbd\_col8eCAP2\_ipr_PVMViIPpt addtpru1pt gpip aru1gpjp $
15	D1	GPIO4_Gart10_rxdbd_row@CAP1_iprP\%\datporteratio_pdatate_diaporteratio_pdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporteratio_bdatate_diaporter
	А3	mii1_txer ehrpwm3pttlipzmin1epmin1pghpit6u1ggpin241627
16	B4	$B4\_GPI @ M12@ ol pr1\_mii1\_prxIIi_pdru1p_gpi_tb8u1g_pjpxd1_829$
17	A7	A7_GPIO8_18 pr2_edio_pd2tædio2pd2tapro0td20pipt6u0gpjoo21518
18	F5	F5_GPI@n4i19rxd3kbd_col5eQEP2_strotemii1_ptxtd3pru1pgfpipru1ggpipa45_9
19	E6	E6_EHRRWW_M240kbd_col6ehrpwm2p4r1_mii1_ptxtd_2pru1pgpjefru1ggjpad6_10
20	AC4	$AC4\_MMC3\_CMD in 5a\_d 6eCAP2\_i \textbf{pr} \underline{\textit{PVMWiltPp} trade pr} u0 \underline{\textit{pp}} \underline{\textit{p}} r u0 \underline{\textit{pp}} \underline{\textit{pr}} u0 \underline{\textit{pp}} \underline{\textit{pp}} u0 \underline{\textit{pp}} \underline{\textit{pp}} u0 \underline{\textit{pp}} \underline{\textit{pp}} u0 \underline{\textit{pp}}$
21	AD4	$AD4\_MMC3\_CLKrin5a\_d7ehrpwm2prt2ipzroir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1eptr2ip2roir1ept$
22	AD6	$AD6\_MMC3\_DATA 155a\_d0ehrpwm3 pr2\_mii1\_pr2d2pru0ppppipru0gppipru0gppipd9\_23$
23	AC8	$AC8\_MMC3\_DATA\hspace{-0.1cm}/\hspace{-0.1cm}A45a\_d1ehrpwm3\hspace{-0.1cm}/\hspace{-0.1cm}Ar2\_mii1\_pr\hspace{-0.1cm}/\hspace{-0.1cm}a2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}/\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace{-0.1cm}ar2\hspace$
24	AC6	AC6_MMC3_DATAr15a_d4eQEP3Bpir2_mii1_ptr2d_0pru0pg2pip5ru0gpjr055_0
25	AC7	$AC7\_MMC3\_DATA 1005a\_d5eQEP3A \underline{\textit{pir2}\_mii1}\underline{\textit{pir2}2} \\ \text{mii1}\underline{\textit{pir2}2}\underline{\textit{piru0}}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline{\textit{piru0}2}\underline$
26	В3	$B3\_GPI @ \textit{Mil126} xer eCAP3\_i \textit{pr} PV \textit{Mill6} protetpru1pgpipt pru1pgpipt pru1pgpip$
27	E11	LCD_VS\phiNcsclk pr2_pru1pgpiptv1u1ggppost1723
	A8	pr2_edio.pdatædio@pdatærooot@pipo@1619

PIN	PROC	NAME MODES MODES	9 MODE10MODE11MODE12MODE13MODE14
28	D11	LCD_CLs/pi3_cs0	gpio4_19
	C9		pr2_edio_p <b>d2</b> <u>itædio4pd2ttapro0op49pi</u> p7u0ggjoo <u>817</u> 20
29	C11	LCD_HS\$ <b>YMS</b> Cd0	gpio4_22
	A9		pr2_ediop <b>da<u>tadioop</u>datarooopoopi</b> b8u0g <b>gjoo</b> 81821
30	B10	LCD_DEspi3_d1	gpio4_20
	B9		pr2_ediop <b>da<u>tadioop</u>datarooopoopipo</b>
31	C8	LCD_DATA14	pr2_uart0_txd pr2_pru0pgpiptru0gpjpo81114
	G16	vin4a_d18in5a_d	d13
32	C7	LCD_DATA15	pr2_ecap0_ecap_ <b>papiprappyapipa</b> u0g <b>pjo</b> 81215
	D17	vin4a_d19in5a_d	d12 pr2_pru1p <b>gpip</b> ru1_gpo0
33	C6	LCD_DATA13	pr2_uart0_rxd pr2_pru0pgpipt0u0gpjpo81013
	AF9	spi3_d1 kbd_rov	wteQEP1B_in gpio3_1
34	D8	LCD_DATA11	pr2_uart0_cts_n pr2_pru0pg2pip3ru0ggpjpx88_11
	G6	spi4_d1 kbd_rov	w3ehrpwm1p4r1_uart0pr/ft <u>se</u> dio_pda <u>tædio4</u> jp/ad4_6u
35	A5	LCD_DATA12	pr2_uart0_rts_n pr2_pru0pg2piparu0ggpjpa89_12
	AD9	spi3_sclkkbd_ro	w@QEP1A_in gpio3_0
36	D7	LCD_DATA10	pr2_edio_sof pr2_pru0pgpipfru0ggjpo67_10
	F2	spi4_d0 kbd_rov	w4ehrpwm1pBr1_uart0p <u>r</u> 1x <u>o</u> edio_p <b>da<u>t</u>ae_dioo5gopiat4_o</b> tu
37	E8	LCD_DATA8	pr2_edc_sync1_opt2_pru0pg2pip5ru0gpjp258
	A21	vin4a_d1 <b>⊽</b> in5a_d	d14
38	D9	LCD_DATA9	pr2_edio_latch_inpr2_pru0pgpipa69
	C18	vin4a_d16in5a_d	d15
39	F8	F8_LCD_DATA6	pr2_edc_latch1_irpr2_pru0pgpipag16
40	E7	E7_LCD_DATA7	pr2_edc_sync0_opt2_pru0pg2piperu0ggpjpo84_7
41	E9	E9_LCD_DATA4	pr1_ecap0_ecap_ <b>papiprappenit</b> oru0g <b>pjo</b> 81_4
42	F9	F9_LCD_DATA5	pr2_edc_latch0_irpr2_pru0pgpiparu0ggpipas25
43	F10	F10_LCD_DATA2	pr1_uart0_rxd pr2_pru1pgpip001ggjpo8202
44	G11	G11_LCD_DATA3	pr1_uart0_txd pr2_pru0pgpip6ru0gpjps0_3
45	F11	LCD_DASTPAS9_cs2	pr1_uart0_cts_n pr2_pru1pg4pipt8u1gpgipo8180
	B7		pr2_ediop <b>datadioopdataroootopi</b> tosu0ggjoos1316
46	G10	LCD_DATA1	pr1_uart0_rts_n pr2_pru1pg4pipt49u1ggpjpo26191
	A10	spi3_cs3	pr2_ediopdatadiopdatarooptpipou0gpjoo202

Notes regarding the resistors on muxed pins.


## 7.1.2 Connector P9


# 8.0 Cape Board Support

# 9.0 BeagleBone Al Mechanical

## 10.0 Pictures

BeagleBone Al Back of Board Image





11.0 Support Information