BeagleBone Al System Reference Manual

(BB AI Image)

THIS DOCUMENT



This work is licensed under a Creative Commons Attribution-ShareAlike

4.0 International License

All derivative works are to be attributed to Jason Kridner of BeagleBoard.org.

Supply comments and errors via https://github.com/beagleboard/beaglebone-ai/issues.

All information in this document is subject to change without notice.

For an up to date version of this document refer to:

https://github.com/beagleboard/beaglebone-ai/wiki/System-Reference-Manual

BeagleBone Al Design

REGULATORY AND COMPLIANCE INFORMATION

WARNINGS, RESTRICTIONS, AND DISCLAIMERS

WARRANTY

Table of Contents (insert here)

1.0 Introduction

Built on the proven BeagleBoard.org® open source Linux approach, BeagleBone® Al fills the gap between small SBCs and more powerful industrial computers. Based on the Texas Instruments AM5729, developers have access to the powerful SoC with the ease of BeagleBone® Black

header and mechanical compatibility. BeagleBone® AI makes it easy to explore how artificial intelligence (AI) can be used in everyday life via TI C66x digital-signal-processor (DSP) cores and embedded-vision-engine (EVE) cores supported through an optimized TIDL machine learning OpenCL API with pre-installed tools. Focused on everyday automation in industrial, commercial and home applications.

2.0 Change History

2.1 Document Change History

2.2 Board changes

2.2.1 Rev A0

Initial prototype revision. Not taken to production.

2.2.2 Rev A1

Second round prototype.

- · Fixed size of mounting holes.
- · Added LED for WiFi status.
- Added microHDMI.
- Changed eMMC voltage from 3.3V to 1.8V to support HS200.
- Changed eMMC from 4GB to 16GB.
- Changed serial debug header from 6-pin 100mil pitch to 3-pin 1.5mm pitch.
- Switched expansion header from UART4 to UART5. The UART4 pins were used for the microHDMI.

2.2.3 Rev A1a

Pilot run.

· Added pull-down resistor on serial debug header RX line.

2.2.4 Rev A2

Proposed changes.

- Moved microSD card cage closer to microHDMI to fit cases better.
- Connected AM5729 ball AB10 to to P9.13 to provide a GPIO.
- HDMI hot-plug detection fixes planned (TBD).

3.0 Connecting Up Your BeagleBone Al

- 3.1 What's In the Box
- 3.2 Main Connection Scenarios
- 3.3 Tethered to a PC
- 3.4 Standalone w/Display and Keyboard/Mouse

4.0 BeagleBone Al Overview

- 4.1 BeagleBone Compatibility (Do we want this?)
- 4.2 BeagleBone Al Features

Main Processor Features

- Dual 1.5GHz ARM® Cortex®-A15 with out-of-order speculative issue 3-way superscalar execution pipeline for the fastest execution of existing 32-bit code
- · 2 466x Floating-Point VLIW DSP supported by OpenCL
- · 4 Embedded Vision Engines (EVEs) supported by TIDL machine learning library
- 2x Dual-Core Programmable Real-Time Unit (PRU) subsystems (4 PRUs total) for ultra low-latency control and software generated peripherals
- 2x Dual ARM® Cortex®-M4 co-processors for real-time control
- IVA-HD subsystem with support for 4K @ 15fps H.264 encode/decode and other codecs @ 1080p60
- · Vivante® GC320 2D graphics accelerator
- Dual-Core PowerVR® SGX544™ 3D GPU

Communications

- · BeagleBone Black header and mechanical compatibility
- 16-bit LCD interfaces
- 4+ UARTs
- 2 I2C ports
- 2 SPI ports
- · Lots of PRU I/O pins

Memory

- 1GB RAM
- · 16GB on-board eMMC flash

Connectors

- · USB Type-C connector for power and SuperSpeed dual-role controller
- · Gigabit Ethernet

• 802.11ac 2.4/5GHz WiFi

Out of Box Software

• Zero-download out of box software environment

4.3 Board Component Locations

5.0 BeagleBone Al High Level Specification

Block Diagram
Processor
DSP
EVEs
PRUs
Graphics Accelerator
Memory
Power
Connectivity
6.0 Detailed Hardware Design
This section provides a detailed description of the Hardware design. This can be useful for interfacing, writing drivers, or using it to help modify specifics of your own design.
Figure ? below is the high level block diagram of the board.
(Block Diagram Picture)
Figure ?. BeagleBone Al Block Diagram
6.1 Power Section
Figure ? is the high level block diagram of the power section of the board. (Block Diagram for Power)

6.1.1 TPS6590377 PMIC

(Info from Datasheet)

(Block Diagram from Datasheet)

6.1.2 USB-C Power

Figure 23 below shows how the USB-C power input is connected to the TPS6590377.

(Schematic screenshoot)

6.1.3 Power Button

6.1.4

7.0 Connectors

7.1 Expansion Connectors

The expansion interface on the board is comprised of two 46 pin connectors. All signals on the expansion headers are **3.3V** unless otherwise indicated.

NOTE: Do not connect 5V logic level signals to these pins or the board will be damaged.

NOTE: DO NOT APPLY VOLTAGE TO ANY I/O PIN WHEN POWER IS NOT SUPPLIED TO THE BOARD. IT WILL DAMAGE THE PROCESSOR AND VOID THE WARRANTY.

NO PINS ARE TO BE DRIVEN UNTIL AFTER THE SYS_RESET LINE GOES HIGH.

Figure? shows the location of the expansion connectors.

Insert Figure Here

The location and spacing of the expansion headers are the same as on the BeagleBone Black.

7.1.1 Connector P8

Table ? shows the pinout of the **P8** expansion header. Other signals can be connected to this connector based on setting the pin mux on the processor, but this is the default settings on power up. The SW is responsible for setting the default function of each pin. There are some signals that have not been listed here. Refer to the processor documentation for more information on these pins and detailed descriptions of all of the pins listed. In some cases there may not be enough signals to complete a group of signals that may be required to implement a total interface.

The PROC column is the pin number on the processor.

The PIN column is the pin number on the expansion header.

The **MODE** columns are the mode setting for each pin. Setting each mode to align with the mode column will give that function on that pin.

NOTE: DO NOT APPLY VOLTAGE TO ANY I/O PIN WHEN POWER IS NOT SUPPLIED TO THE BOARD. IT WILL DAMAGE THE PROCESSOR AND VOID THE WARRANTY.

NO PINS ARE TO BE DRIVEN UNTIL AFTER THE SYS_RESET LINE GOES HIGH.

Table ? Expansion Header P8 Pinout

	PROC	NAME	MODE0	MODE1	MODE2	MODE3
	FNUC		IVIODEU	WODET	IVIODEZ	INIODES
1		GND				
2	4.00	GND				
3	AB8	AB8_MMC3_DATA6	mmc3_dat6	spi4_d0	uart10_ctsn	
4	AB5	AB5_MMC3_DATA7	mmc3_dat7	spi4_cs0	uart10_rtsn	
5	AC9	AC9_MMC3_DATA2	mmc3_dat2	spi3_cs0	uart5_ctsn	
6	AC3	AC3_MMC3_DATA3	mmc3_dat3	spi3_cs1	uart5_rtsn	
7	G14	G14_TIMER11	mcasp1_axr14	mcasp7_aclkx	mcasp7_aclkr	
8	F14	F14_TIMER12	mcasp1_axr15	mcasp7_fsx	mcasp7_fsr	0 1 11
9	E17	E17_TIMER14	xref_clk1	mcasp2_axr9	mcasp1_axr5	mcasp2_ahclkx
10	A13	A13_TIMER10	mcasp1_axr13	mcasp7_axr1		
11	AH4	AH4_GPIO3_11	vin1a_d7			vout3_d0
12	AG6	AG6_GPIO3_10	vin1a_d6			vout3_d1
13	D3	D3_EHRPWM2B	vin2a_d10			mdio_mclk
14	D5	D5_GPIO4_13	vin2a_d12			rgmii1_txc
15	D1	GPIO4_3	vin2a_d2		ode Ob al 4	
10	A3	D4 CDIO4 00	vin2a_d19		vin2b_d4	rgmii1_rxctl
16	B4	B4_GPIO4_29	vin2a_d21		vin2b_d2	rgmii1_rxd2
17	A7	A7_GPIO8_18	vout1_d18		emu4	vin4a_d2
18 19	F5 E6	F5_GPIO4_9 E6_EHRPWM2A	vin2a_d8 vin2a_d9			
20	AC4	AC4_MMC3_CMD	mmc3_cmd	spi3_sclk		
21	AD4	AD4_MMC3_CLK	mmc3_clk	spis_scik		
22	AD4 AD6	AD4_WWC3_CER AD6_MMC3_DATA5	mmc3_dat5	spi4_d1	uart10_txd	
23	AC8	AC8_MMC3_DATA4	mmc3_dat4	spi4_sclk	uart10_txd uart10_rxd	
24	AC6	AC6 MMC3 DATA1	mmc3_dat1	spi3_d0	uart5_txd	
25	AC7	AC7 MMC3 DATA0	mmc3_dat0	spi3_d1	uart5_txd uart5_rxd	
26	B3	B3 GPIO4 28	vin2a_d20	3pi0_u i	vin2b_d3	rgmii1 rxd3
27	E11	LCD_VSYNC	vout1 vsync		VIIIZD_GO	vin4a vsync0
_,	A8	200_101110	vout1_d19		emu15	vin4a_vsynco vin4a_d3
28	D11	LCD_CLK	vout1 clk		omaro	vin4a fld0
_0	C9	205_02.1	vout1 d20		emu16	vin4a d4
29	C11	LCD HSYNC	vout1_hsync		5	vin4a_d4 vin4a hsync0
	A9	_35	vout1_nsync		emu17	vin4a_nsynce vin4a_d5
30	B10	LCD DE	vout1_de		J	vin4a_de0
	B9	=3 	vout1_d22		emu18	vin4a_d6
31	C8	LCD_DATA14	vout1_d14		emu13	vin4a_d14
٠.		=32_2,,			3	

PIN	PROC	NAME	MODE0	MODE1	MODE2	MODE3
	G16		mcasp4_axr0		spi3_d0	uart8_ctsn
32	C7	LCD_DATA15	vout1_d15		emu14	vin4a_d15
	D17		mcasp4_axr1		spi3_cs0	uart8_rtsn
33	C6	LCD_DATA13	vout1_d13		emu12	vin4a_d13
	AF9		vin1a_fld0	vin1b_vsync1		
34	D8	LCD_DATA11	vout1_d11		emu10	vin4a_d11
	G6		vin2a_vsync0			vin2b_vsync1
35	A5	LCD_DATA12	vout1_d12		emu11	vin4a_d12
	AD9		vin1a_de0	vin1b_hsync1		vout3_d17
36	D7	LCD_DATA10	vout1_d10		emu3	vin4a_d10
	F2		vin2a_d0			
37	E8	LCD_DATA8	vout1_d8		uart6_rxd	vin4a_d8
	A21		mcasp4_fsx	mcasp4_fsr	spi3_d1	uart8_txd
38	D9	LCD_DATA9	vout1_d9		uart6_txd	vin4a_d9
	C18		mcasp4_aclkx	mcasp4_aclkr	spi3_sclk	uart8_rxd
39	F8	F8_LCD_DATA6	vout1_d6		emu8	vin4a_d22
40	E7	E7_LCD_DATA7	vout1_d7		emu9	vin4a_d23
41	E9	E9_LCD_DATA4	vout1_d4		emu6	vin4a_d20
42	F9	F9_LCD_DATA5	vout1_d5		emu7	vin4a_d21
43	F10	F10_LCD_DATA2	vout1_d2		emu2	vin4a_d18
44	G11	G11_LCD_DATA3	vout1_d3		emu5	vin4a_d19
45	F11	LCD_DATA0	vout1_d0		uart5_rxd	vin4a_d16
	B7		vout1_d16		uart7_rxd	vin4a_d0
46	G10	LCD_DATA1	vout1_d1		uart5_txd	vin4a_d17
	A10		vout1_d23		emu19	vin4a_d7

PIN	PROC	MODE4	MODE5	MODE6	MODE7	MODE8	MODE9
1							
2							
3	AB8	vin2b_de1					vin5a_hsync0
4	AB5	vin2b_clk1					vin5a_vsync0
5	AC9	vin2b_d3					vin5a_d3
6	AC3	vin2b_d2					vin5a_d2
7	G14				vin6a_d9		
8	F14				vin6a_d8		
9	E17	mcasp6_ahclkx			vin6a_clk0		
10	A13				vin6a_d10		
11	AH4	vout3_d16					
12	AG6	vout3_d17					
13	D3	vout2_d13					kbd_col7
14	D5	vout2_d11				mii1_rxclk	kbd_col8
15	D1	vout2_d21	emu12			uart10_rxd	kbd_row6
	A3	vout2_d4		vin3a_d11		mii1_txer	

PIN	PROC	MODE4	MODE5	MODE6	MODE7	MODE8	MODE9
16	B4	vout2_d2	vin3a_fld0	vin3a_d13		mii1 col	
17	A7	vin3a_d2	obs11	obs27		_	
18	F5	vout2_d15	emu18			mii1_rxd3	kbd_col5
19	E6	vout2_d14	emu19			mii1_rxd0	kbd_col6
20	AC4	vin2b_d6					vin5a_d6
21	AD4	vin2b_d7					vin5a_d7
22	AD6	vin2b_d0					vin5a_d0
23	AC8	vin2b_d1					vin5a_d1
24	AC6	vin2b_d4					vin5a_d4
25	AC7	vin2b_d5					vin5a_d5
26	B3	vout2_d3	vin3a_de0	vin3a_d12		mii1_rxer	
27	E11	vin3a_vsync0				spi3_sclk	
	A8	vin3a_d3	obs12	obs28			
28	D11	vin3a_fld0				spi3_cs0	
	C9	vin3a_d4	obs13	obs29			
29	C11	vin3a_hsync0				spi3_d0	
	A9	vin3a_d5	obs14	obs30			
30	B10	vin3a_de0				spi3_d1	
	B9	vin3a_d6	obs15	obs31			
31	C8	vin3a_d14	obs9	obs25			
	G16	uart4_rxd		vout2_d18		vin4a_d18	vin5a_d13
32	C7	vin3a_d15	obs10	obs26			
	D17	uart4_txd		vout2_d19		vin4a_d19	vin5a_d12
33	C6	vin3a_d13	obs8	obs24			
	AF9	vout3_clk	uart7_txd		timer15	spi3_d1	kbd_row1
34	D8	vin3a_d11	obs6	obs22	obs_dmarq2		
	G6	vout2_vsync	emu9		uart9_txd	spi4_d1	kbd_row3
35	A5	vin3a_d12	obs7	obs23			
	AD9	vout3_de	uart7_rxd		timer16	spi3_sclk	kbd_row0
36	D7	vin3a_d10	obs5	obs21	obs_irq2		
	F2	vout2_d23	emu10		uart9_ctsn	spi4_d0	kbd_row4
37	E8	vin3a_d8					
	A21	i2c4_scl		vout2_d17		vin4a_d17	vin5a_d14
38	D9	vin3a_d9					
	C18	i2c4_sda		vout2_d16		vin4a_d16	vin5a_d15
39	F8	vin3a_d22	obs4	obs20			
40	E7	vin3a_d23					
41	E9	vin3a_d20	obs2	obs18			
42	F9	vin3a_d21	obs3	obs19			
43	F10	vin3a_d18	obs0	obs16	obs_irq1		
44	G11	vin3a_d19	obs1	obs17	obs_dmarq1	10 0	
45	F11	vin3a_d16				spi3_cs2	
40	B7	vin3a_d0					
46	G10	vin3a_d17					

PIN	PROC	MODE4	MODE5	MODE6	MODE7	MODE8	MODE9
	A10	vin3a_d7	spi3_cs3			spi3_cs3	

PIN	PROC	MODE10	MODE11
1			
2			
3	AB8	ehrpwm3_tripzone_input	pr2_mii1_rxd1
4	AB5	eCAP3_in_PWM3_out	pr2_mii1_rxd0
5	AC9	eQEP3_index	pr2_mii_mr1_clk
6	AC3	eQEP3_strobe	pr2_mii1_rxdv
7	G14	timer11	pr2_mii0_rxdv
8	F14	timer12	pr2_mii0_rxd3
9	E17	timer14	pr2_mii1_crs
10	A13	timer10	pr2_mii_mr0_clk
11	AH4	eQEP2B_in	
12	AG6	eQEP2A_in	
13	D3	ehrpwm2B	pr1_mdio_mdclk
14	D5	eCAP2_in_PWM2_out	pr1_mii1_txd1
15	D1	eCAP1_in_PWM1_out	pr1_ecap0_ecap_capin_apwm_o
	A3	ehrpwm3_tripzone_input	pr1_mii1_rxd0
16	B4		pr1_mii1_rxlink
17	A7	pr2_edio_data_in2	pr2_edio_data_out2
18	F5	eQEP2_strobe	pr1_mii1_txd3
19	E6	ehrpwm2A	pr1_mii1_txd2
20	AC4	eCAP2_in_PWM2_out	pr2_mii1_txd2
21	AD4	ehrpwm2_tripzone_input	pr2_mii1_txd3
22	AD6	ehrpwm3B	pr2_mii1_rxd2
23	AC8	ehrpwm3A	pr2_mii1_rxd3
24	AC6	eQEP3B_in	pr2_mii1_txd0
25	AC7	eQEP3A_in	pr2_mii1_txd1
26	B3	eCAP3_in_PWM3_out	pr1_mii1_rxer
27	E11		
	A8	pr2_edio_data_in3	pr2_edio_data_out3
28	D11		
	C9	pr2_edio_data_in4	pr2_edio_data_out4
29	C11		
	A9	pr2_edio_data_in5	pr2_edio_data_out5
30	B10		
	B9	pr2_edio_data_in6	pr2_edio_data_out6
31	C8	pr2_uart0_txd	
	G16		
32	C7	pr2_ecap0_ecap_capin_apwm_o	
	D17	·	
33	C6	pr2_uart0_rxd	

PIN	PROC	MODE10	MODE11
	AF9	eQEP1B_in	
34	D8	pr2_uart0_cts_n	
	G6	ehrpwm1A	pr1_uart0_rts_n
35	A5	pr2_uart0_rts_n	
	AD9	eQEP1A_in	
36	D7	pr2_edio_sof	
	F2	ehrpwm1B	pr1_uart0_rxd
37	E8	pr2_edc_sync1_out	
	A21		
38	D9	pr2_edio_latch_in	
	C18		
39	F8	pr2_edc_latch1_in	
40	E7	pr2_edc_sync0_out	
41	E9	pr1_ecap0_ecap_capin_apwm_o	
42	F9	pr2_edc_latch0_in	
43	F10	pr1_uart0_rxd	
44	G11	pr1_uart0_txd	
45	F11	pr1_uart0_cts_n	
	B7	pr2_edio_data_in0	pr2_edio_data_out0
46	G10	pr1_uart0_rts_n	
	A10	pr2_edio_data_in7	pr2_edio_data_out7

PIN	PROC	MODE12	MODE13	MODE14
1				
2				
3	AB8	pr2_pru0_gpi10	pr2_pru0_gpo10	gpio1_24
4	AB5	pr2_pru0_gpi11	pr2_pru0_gpo11	gpio1_25
5	AC9	pr2_pru0_gpi6	pr2_pru0_gpo6	gpio7_1
6	AC3	pr2_pru0_gpi7	pr2_pru0_gpo7	gpio7_2
7	G14	pr2_pru1_gpi16	pr2_pru1_gpo16	gpio6_5
8	F14	pr2_pru0_gpi20	pr2_pru0_gpo20	gpio6_6
9	E17	pr2_pru1_gpi6	pr2_pru1_gpo6	gpio6_18
10	A13	pr2_pru1_gpi15	pr2_pru1_gpo15	gpio6_4
11	AH4	pr1_pru0_gpi4	pr1_pru0_gpo4	gpio3_11
12	AG6	pr1_pru0_gpi3	pr1_pru0_gpo3	gpio3_10
13	D3	pr1_pru1_gpi7	pr1_pru1_gpo7	gpio4_11
14	D5	pr1_pru1_gpi9	pr1_pru1_gpo9	gpio4_13
15	D1	pr1_edio_data_in7	pr1_edio_data_out7	gpio4_3
	A3	pr1_pru1_gpi16	pr1_pru1_gpo16	gpio4_27
16	B4	pr1_pru1_gpi18	pr1_pru1_gpo18	gpio4_29
17	A7	pr2_pru0_gpi15	pr2_pru0_gpo15	gpio8_18
18	F5	pr1_pru1_gpi5	pr1_pru1_gpo5	gpio4_9
19	E6	pr1_pru1_gpi6	pr1_pru1_gpo6	gpio4_10

PIN	PROC	MODE12	MODE13	MODE14
20	AC4	pr2_pru0_gpi3	pr2_pru0_gpo3	gpio6_30
21	AD4	pr2_pru0_gpi2	pr2_pru0_gpo2	gpio6_29
22	AD6	pr2_pru0_gpi9	pr2_pru0_gpo9	gpio1_23
23	AC8	pr2_pru0_gpi8	pr2_pru0_gpo8	gpio1_22
24	AC6	pr2_pru0_gpi5	pr2_pru0_gpo5	gpio7_0
25	AC7	pr2_pru0_gpi4	pr2_pru0_gpo4	gpio6_31
26	B3	pr1_pru1_gpi17	pr1_pru1_gpo17	gpio4_28
27	E11	pr2_pru1_gpi17	pr2_pru1_gpo17	gpio4_23
	A8	pr2_pru0_gpi16	pr2_pru0_gpo16	gpio8_19
28	D11			gpio4_19
	C9	pr2_pru0_gpi17	pr2_pru0_gpo17	gpio8_20
29	C11			gpio4_22
	A9	pr2_pru0_gpi18	pr2_pru0_gpo18	gpio8_21
30	B10			gpio4_20
	B9	pr2_pru0_gpi19	pr2_pru0_gpo19	gpio8_22
31	C8	pr2_pru0_gpi11	pr2_pru0_gpo11	gpio8_14
	G16			
32	C7	pr2_pru0_gpi12	pr2_pru0_gpo12	gpio8_15
	D17	pr2_pru1_gpi0	pr2_pru1_gpo0	
33	C6	pr2_pru0_gpi10	pr2_pru0_gpo10	gpio8_13
	AF9			gpio3_1
34	D8	pr2_pru0_gpi8	pr2_pru0_gpo8	gpio8_11
	G6	pr1_edio_data_in4	pr1_edio_data_out4	gpio4_0
35	A5	pr2_pru0_gpi9	pr2_pru0_gpo9	gpio8_12
	AD9			gpio3_0
36	D7	pr2_pru0_gpi7	pr2_pru0_gpo7	gpio8_10
	F2	pr1_edio_data_in5	pr1_edio_data_out5	gpio4_1
37	E8	pr2_pru0_gpi5	pr2_pru0_gpo5	gpio8_8
	A21			
38	D9	pr2_pru0_gpi6	pr2_pru0_gpo6	gpio8_9
	C18			
39	F8	pr2_pru0_gpi3	pr2_pru0_gpo3	gpio8_6
40	E7	pr2_pru0_gpi4	pr2_pru0_gpo4	gpio8_7
41	E9	pr2_pru0_gpi1	pr2_pru0_gpo1	gpio8_4
42	F9	pr2_pru0_gpi2	pr2_pru0_gpo2	gpio8_5
43	F10	pr2_pru1_gpi20	pr2_pru1_gpo20	gpio8_2
44	G11	pr2_pru0_gpi0	pr2_pru0_gpo0	gpio8_3
45	F11	pr2_pru1_gpi18	pr2_pru1_gpo18	gpio8_0
	B7	pr2_pru0_gpi13	pr2_pru0_gpo13	gpio8_16
46	G10	pr2_pru1_gpi19	pr2_pru1_gpo19	gpio8_1
	A10	pr2_pru0_gpi20	pr2_pru0_gpo20	gpio8_23

Notes regarding the resistors on muxed pins.

7.1.2 Connector P9

Table ? lists the signals on connector **P9**. Other signals can be connected to this connector based on setting the pin mux on the processor, but this is the default settings on power up.

There are some signals that have not been listed here. Refer to the processor documentation for more information on these pins and detailed descriptions of all of the pins listed. In some cases there may not be enough signals to complete a group of signals that may be required to implement a total interface.

The PROC column is the pin number on the processor.

The PIN column is the pin number on the expansion header.

The **MODE** columns are the mode setting for each pin. Setting each mode to align with the mode column will give that function on that pin.

NOTES:

In the table are the following notations:

PWR_BUT is a 5V level as pulled up internally by the TPS6590377. It is activated by pulling the signal to GND.

(Actually, on BeagleBone AI, I believe PWR_BUT is pulled to 3.3V, but activation is still done by pulling the signal to GND. Also, a quick grounding of PWR_BUT will trigger a system event where shutdown can occur, but there is no hardware power-off function like on BeagleBone Black via this signal. It does, however, act as a hardware power-on.)

NOTE: DO NOT APPLY VOLTAGE TO ANY I/O PIN WHEN POWER IS NOT SUPPLIED TO THE BOARD. IT WILL DAMAGE THE PROCESSOR AND VOID THE WARRANTY.

NO PINS ARE TO BE DRIVEN UNTIL AFTER THE SYS_RESET LINE GOES HIGH.

(On BeagleBone Black, SYS_RESET was a bi-directional signal, but it is only an output from BeagleBone AI to capes on BeagleBone AI.)

Table ?. Expansion Header P9 Pinout

(Please update the table to look reasonable on both web pages and in PDF.)

PIN	PIN PROCNAMEMODEMODEMODEMODEMODEMODEMODEMODEMODEMO					
1		GND				
2		GND				
3	AB8	AB8_M/M/C3sDiatE00art10_ctsn vin2b_de1		vin5a_ethayowaqb82tnipiqtor2eaqdrhqqb2gpir1@pigpo24		
4	AB5	AB5_M/M/C3spiatrassort10_rtsn vin2b_clk1		vin5a_e/S/ARCSIpin2_Pr/V/M/28xqdn0q0/2gpinlq0pigto235		
5	AC9	AC9_M/M/C3s/DARDASOrt5_ctsn vin2b_d3		vin5a_ed3EP3pin2denxipm2rpred02gpin00pig7oo6		
6	AC3	AC3_M/M/C3s/DASE/rt5_rtsn vin2b_d2		vin5a_ed2EP3ps2rorbiedr2rxplxqdv2gpi7d0pig7po2		
7	G14	G14_Tr hvlasspriricaspriricaspri xix_aclkr	vin6a_d9	timer11pr2_mip0r2rxplrupr2gpi16pigpo56		
8	F14	F14_TillMaspttacaspttactesp7_fsr	vin6a_d8	timer12pr2_mip0r2rxpl8p0r2gpi2p0pigpo20		
9	E17	E17_TxlkelE_fctlktcasp22casp2ncasp22casp28casp68x2ahclkx	vin6a_clk0	timer14pr2_mipr2crprupr2gpi6gpigpo68		
10	A13	A13 Thhuce Statiocas pt/3 axr1	vin6a d10	timer10or2 mijorn2r0ornatk2apirlatojan6o45		

PIN	PRO	ONAMEMODEMODEMIODEMODEMODEMODEMODEMODEMODEMODEMODEMODEM	DETIODES ODES SODE MODE NO DE 120 DE 130 DE 14
11		AH4_@iPit@3_df71 vout3_vd0ut3_d16	eQEP2B_in_pr1_prup01gppi4@pigspo#1
12	AG6	AG6 Giinita3d60 vout3 vout3 d17	eQEP2A_in pr1_pr ub1gpi3gbig6o8 0
13	D3	D3_ENIRPENVINDB mdio_mockle2_d13	kbd_ceh7rpwnp2B_mdpo1_npdqdk1gpi7gbjg4o71
14	D5	D5_G Pli024_18 12 rgmii1_vbxd12_d11	mii1_rkblk_cel8AP2pir1_PW/Mzkphutr1gpi9gpige093
15	D1	GPIO4/ii622a_d2 vout2_edfatu12	uart10kloxid_roe06AP1pir1_@Whit01_eminoridatehininidateno_ub7
.0	A3	vin2a_d19 vin2b_rdythii1voxdt2 d4 vin3a_d11	mii1_txer ehrpwnp81tnipidprnexp10ptutgpin6pig4o26
16	B4	B4_GRI024a 2021 vin2b rol/2nii1voxdi2 vdi23a vfid9a d13	mii1_col pr1_miptr1rxbinksr1gpr16bigsbo29
17	A7	A7_GR\u081_1818 emu4 vin4a vil23a ot2s11 obs27	pr2_edipr <u>2detaipi22ptat02ptat2iptat03pt</u>
18	F5	F5_GR/1024a 9d8 vout2_ednt518	mii1_rkd6_cet3EP2pstrobipr1txd6.pr1gpi5gpigeo5
19	E6	E6_EH/RI2WM2A vout2_edm419	mii1_rkb6_celerpwnp214_mijdrttxpl2piegpigeoe0
20	AC4	AC4_MMC3s@MSclk vin2b_d6	vin5a_eC6AP2pin2_PW/M22xptn2gpin3gping6o30
21	AD4	AD4_MMnG3_GkK vin2b_d7	vin5a_et7rpwnp22_tripiqtr@er_t/mp22_pi20pig6o29
22	AD6	AD6_MMMc3s_flat54.fart10_txd vin2b_d0	vin5a_ed0rpwnpo328_mijotr2xxpl2qoi2gpi9q0pigpo23
23	AC8	AC8_MMC3sDARActio_std vin2b_d1	vin5a_ethrpwnp82A_mijdr2xxd84002gpi840bigtbo82
24	AC6	AC6_MMC3spattalart5_txd vin2b_d4	vin5a_ eQ EP3 b r <u>2n</u> mij d r <u>2</u> xpl0002gpi500bigpo5
25	AC7	AC7_MfMfC3spiartOduart5_rxd_vin2b_d5	vin5a_et3EP3phr2nmiptr2xphtpp2gpi4tppigpo31
26	B3	B3_GR1624a_2620 vin2b_rog@nii1v_oxcd2_vdi63a_vdie9a_d12	mii1_rxer eCAP3pin1_PN/pn/pseprutr1gping/piog/eo28
27	E11	LCD_V6W1NOvsync vin4a_win@ac@sync0	spi3_sclk pr2_prupr2gprt@pigeo23
	A8	vout1_d19 emu15/in4a_vd63a_vd2s12obs28	pr2_edipr <u>2dætalipi23ætat02dp3r160big8o</u> 15
28	D11	LCD_Qbkt1_clk vin4a_fld0a_fld0	spi3_cs0 gpio4_19
	C9	vout1_d20 emu16/in4a vdr43a vdr4513obs29	pr2_edipr <u>2dætalpri2dætalp02dp4r1@pig8o</u> 210
29	C11	LCD_NSYNChsync vin4a vins@ac@sync0	spi3_d0 gpio4_22
	A9	vout1_d21 emu17/in4a_vdf3a_df5s14obs30	pr2_edjor <u>2dætaljori25</u> øta@ <u>02@t5</u> i1@ <u>01og8o</u> 28
30	B10	LCD_Deut1_de vin4a vde9a_de0	spi3_d1 gpio4_20
	В9	vout1_d22 emu18/in4a_vd63a_vd6s15obs31	pr2_edjor <u>2dætaljori26@ata@c2.up6id@piog8o212</u>
31	C8	LCD_DATA12d14 emu13/in4a_vdn136a_odds49 obs25	pr2_uart0_txdpr2_pru@2gpi1@pig8o14
	G16		vin4a vdn8 a d13
32	C7	LCD_DATA15d15 emu14vin4a vdr15a odds510obs26	 pr2_ecap0_ec ap2_qanpii0<u>2</u>apid@pigo o 12
	D17		vin4a_vdn9a_d12 pr2_prvpt2gpi@1_gpo0
33	C6	LCD DATA13d13 emu12vin4a vdr13a odds8 obs24	pr2_uart0_rxdpr2_pru02gpi100pig6o13
	AF9		:15pi3_dxlbd_rasQlEP1B_in gpio3_1
34	D8	LCD_DATA11d11 emu10vin4a_vdr13a_odds6 obs22obs_	
	G6		_spoi4_ddod_roskn&pwnp17A_uapt01_resdjør1dætakigpindelta0_out4
35	A5	LCD_DATA12d12 emu11vin4a_vdr12a_odds27 obs23	pr2_uart0_rts_pr2_prup2gpi2pi2pi2pi2p2
	AD9	vin1a_vde0b_hsyncalout3_vdbta73_udert7_rxd timer	
36	D7	LCD_DATA10d10 emu3 vin4a_vdr10a_odds55 obs21obs_	irq2 pr2_edio_sof pr2_pru02gpi70pig6o70
	F2	vin2a_d0 vout2_eda010 uart9)_spoin_d0od_roeMapwnpotB_uapt01_roedjoor1daetaigpinid6ata1_out5
37	E8	LCD_DATIM8_d8 uart6_wind4a_vd63a_d8	pr2_edc_syncpr2oupru02gpi50pigpo5
	A21		vin4a_ vdn3 a_d14
38	D9	LCD_DATM9_d9 uart6_twot4a_vde3a_d9	pr2_edio_latch <u>pri</u> n_pru <u>w2gpi@pig</u> pog
	C18	mcaspr4casps6iacbckt8_i2c4_sda vout2_d16	vin4a_ vdn6 a_d15
39	F8	F8_LOLDuDAT%66 emu8 vin4a_vd22a_od224 obs20	pr2_edc_latch ør2 n_pr ւ ֈֈ <u>02g</u> piმ <u>ენე</u> გენ
40	E7	E7_LCADu_DATA77 emu9 vin4a_vd23a_d23	pr2_edc_syncpr2ouprum2gpi4gpigpo7
41	E9	E9_LCMDu_t1A_7044 emu6 vin4a_vd20a_od202 obs18	pr1_ecap0_ecap2_qampin02_qapinlumpiogso4


42 F9_LOLDuDIAT0455 emu7 vin4a vol233a oob253 obs19 pr2_edc_latch@r2nprum2gpi2mpig8o2 F10 F10_L@Dit_DATEA2 emu2 vin4a_vdr18a_odds0 obs16obs_irq1 pr1_uart0_rxdpr2_prupr2gpi20pi20pi20 43 44 G11 G11_LCCD_t1D_ATBA3 emu5 vin4a_vdrt9a_cdds91 obs17obs_dmarq1 $pr1_uart0_txdpr2_pr\psi \underline{0}\underline{2}g\underline{\textbf{pi}}\underline{0}\underline{\textbf{pi}}}\underline{\textbf{pi}}\underline$ LCD_DAJTAO_d0 uart5_vixt4a_vdn16a_d16 spi3_cs2 pr1_uart0_cts_prn2_prupr2gpit@pigo08 В7 vout1_d16 uart7_wixo4a_vdi03a_d0 pr2_edipr2dætalipi20patap020p0i10pig6o16 G10 LCD DATA1 d1 uart5 wind4a win13a d17 pr1_uart0_rts_pr2_prupr2gpr1@pig8o19 46 vout1_d23 emu19/in4a_vdi73a_d7 pr2_edipr2dætalipil2d/anta@12@10/2010/io@6o23 A10 spi3_cs3


8.0 Cape Board Support

9.0 BeagleBone Al Mechanical

10.0 Pictures

BeagleBone Al Back of Board Image





11.0 Support Information