

BeagleBone AI System Reference Manual

(BB AI Image)

BeagleBone AI

System Reference Manual (SRM)

THIS DOCUMENT



This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License

All derivative works are to be attributed to Jason Kridner of BeagleBoard.org.

Supply comments and errors via <https://github.com/beagleboard/beaglebone-ai/issues>.

All information in this document is subject to change without notice.

For an up to date version of this document refer to:

<https://github.com/beagleboard/beaglebone-ai/wiki/System-Reference-Manual>

BeagleBone AI Design

REGULATORY AND COMPLIANCE INFORMATION

WARNINGS, RESTRICTIONS, AND DISCLAIMERS

WARRANTY

Table of Contents (insert here)

1.0 Introduction

Built on the proven BeagleBoard.org® open source Linux approach, BeagleBone® AI fills the gap between small SBCs and more powerful industrial computers. Based on the Texas Instruments AM5729, developers have access to the powerful SoC with the ease of BeagleBone® Black header and mechanical compatibility. BeagleBone® AI makes it easy to explore how artificial intelligence (AI) can be used in everyday life via TI C66x digital-signal-processor (DSP) cores and embedded-vision-engine (EVE) cores supported through an optimized TIDL machine learning OpenCL API with pre-installed tools. Focused on everyday automation in industrial, commercial and home applications.

2.0 Change History

2.1 Document Change History

2.2 Board changes

2.2.1 Rev A0

Initial prototype revision. Not taken to production.

2.2.2 Rev A1

Second round prototype.

- Fixed size of mounting holes.
- Added LED for WiFi status.
- Added microHDMI.
- Changed eMMC voltage from 3.3V to 1.8V to support HS200.
- Changed eMMC from 4GB to 16GB.
- Changed serial debug header from 6-pin 100mil pitch to 3-pin 1.5mm pitch.

- Switched expansion header from UART4 to UART5. The UART4 pins were used for the microHDMI.

2.2.3 Rev A1a

Pilot run.

- Added pull-down resistor on serial debug header RX line.

2.2.4 Rev A2

Proposed changes.

- Moved microSD card cage closer to microHDMI to fit cases better.
- Connected AM5729 ball AB10 to P9.13 to provide a GPIO.
- HDMI hot-plug detection fixes planned (TBD).

3.0 Connecting Up Your BeagleBone AI

3.1 What's In the Box

3.2 Main Connection Scenarios

3.3 Tethered to a PC

3.4 Standalone w/Display and Keyboard/Mouse

4.0 BeagleBone AI Overview

4.1 BeagleBone Compatibility (Do we want this?)

4.2 BeagleBone AI Features

Main Processor Features

- Dual 1.5GHz ARM® Cortex®-A15 with out-of-order speculative issue 3-way superscalar execution pipeline for the fastest execution of existing 32-bit code
- 2 466x Floating-Point VLIW DSP supported by OpenCL
- 4 Embedded Vision Engines (EVEs) supported by TIDL machine learning library
- 2x Dual-Core Programmable Real-Time Unit (PRU) subsystems (4 PRUs total) for ultra low-latency control and software generated peripherals
- 2x Dual ARM® Cortex®-M4 co-processors for real-time control
- IVA-HD subsystem with support for 4K @ 15fps H.264 encode/decode and other codecs @ 1080p60

- Vivante® GC320 2D graphics accelerator
- Dual-Core PowerVR® SGX544™ 3D GPU

Communications

- BeagleBone Black header and mechanical compatibility
- 16-bit LCD interfaces
- 4+ UARTs
- 2 I2C ports
- 2 SPI ports
- Lots of PRU I/O pins

Memory

- 1GB RAM
- 16GB on-board eMMC flash

Connectors

- USB Type-C connector for power and SuperSpeed dual-role controller
- Gigabit Ethernet
- 802.11ac 2.4/5GHz WiFi

Out of Box Software

- Zero-download out of box software environment

4.3 Board Component Locations

5.0 BeagleBone AI High Level Specification

Block Diagram

Processor

DSP

EVEs

PRUs

Graphics Accelerator

Memory

Power

Connectivity

6.0 Detailed Hardware Design

7.0 Connectors

7.1 Expansion Connectors

The expansion interface on the board is comprised of two 46 pin connectors. All signals on the expansion headers are **3.3V unless otherwise indicated.

****NOTE:** Do not connect 5V logic level signals to these pins or the board will be damaged.

NOTE: DO NOT APPLY VOLTAGE TO ANY I/O PIN WHEN POWER IS NOT SUPPLIED TO THE BOARD. IT WILL DAMAGE THE PROCESSOR AND VOID THE WARRANTY.

NO PINS ARE TO BE DRIVEN UNTIL AFTER THE SYS_RESET LINE GOES HIGH.

Figure ? shows the location of the expansion connectors.

Insert Figure Here

The location and spacing of the expansion headers are the same as on the BeagleBone Black.

7.1.1 Connector P8

Table ? shows the pinout of the **P8** expansion header. Other signals can be connected to this connector based on setting the pin mux on the processor, but this is the default settings on power up. The SW is responsible for setting the default function of each pin. There are some signals that have not been listed here. Refer to the processor documentation for more information on these pins and detailed descriptions of all of the pins listed. In some cases there may not be enough signals to complete a group of signals that may be required to implement a total interface.

The **PROC** column is the pin number on the processor.

The **PIN** column is the pin number on the expansion header.

The **MODE** columns are the mode setting for each pin. Setting each mode to align with the mode column will give that function on that pin.

NOTE: DO NOT APPLY VOLTAGE TO ANY I/O PIN WHEN POWER IS NOT SUPPLIED TO THE BOARD. IT WILL DAMAGE THE PROCESSOR AND VOID THE WARRANTY.

NO PINS ARE TO BE DRIVEN UNTIL AFTER THE SYS_RESET LINE GOES HIGH.

Table ?. Expansion Header P8 Pinout

PIN	PROC	NAME	MODE0	MODE1	MODE2	MODE3	MODE4	MODE5	MODE6	MODE7
1		GND								
2		GND								
3	AB8	AB8_MMC3_DATA6	spi4_d0	uart10_ctsn			vin2b_de1			
4	AB5	AB5_MMC3_DATA7	spi4_cs0	uart10_rtsn			vin2b_clk1			
5	AC9	AC9_MMC3_DATA2	spi3_cs0	uart5_ctsn			vin2b_d3			
6	AC3	AC3_MMC3_DATA3	spi3_cs1	uart5_rtsn			vin2b_d2			
7	G14	G14_TIMER1	mcasp1_axr14	mcasp7_aclkr	mcasp7_aclkr					vin6a_d9
8	F14	F14_TIMER12	mcasp1_axr15	mcasp7_fsr	mcasp7_fsr					vin6a_d8
9	E17	E17_TIMER14	ref_clk1	mcasp2_axr9	mcasp1_axr15	mcasp2_axr16	ahclkx			vin6a_clk0
10	A13	A13_TIMER10	mcasp1_axr18	mcasp7_axr1						vin6a_d10
11	AH4	AH4_GPIO3	vin1a_d7			vout3_d0	out3_d16			
12	AG6	AG6_GPIO3	vin1a_d6			vout3_d0	out3_d17			
13	D3	D3_EHRPWM2A	mdio_mclk			mdio_mclk	out2_d13			
14	D5	D5_GPIO4	vin2a_d12			rgmii1_vcc	out2_d11			
15	D1	D1_GPIO4_3	vin2a_d2			vout2_d21	emu12			
	A3		vin2a_d19		vin2b_d4	rgmii1_vcc	out2_d4		vin3a_d11	
16	B4	B4_GPIO4_2	vin2a_d21		vin2b_d2	rgmii1_vcc	out2_d2	vin3a_d10	vin3a_d13	
17	A7	A7_GPIO8	out1_d18		emu4	vin4a_d2	vin3a_d2	obs11	obs27	
18	F5	F5_GPIO4_9	vin2a_d8				vout2_d15	emu18		
19	E6	E6_EHRPWM2A	mdio_mclk				vout2_d14	emu19		
20	AC4	AC4_MMC3_CMD	spi3_sclk				vin2b_d6			
21	AD4	AD4_MMC3_CLK					vin2b_d7			
22	AD6	AD6_MMC3_DATA5	spi4_d1	uart10_txd			vin2b_d0			
23	AC8	AC8_MMC3_DATA4	spi4_sclk	uart10_rxd			vin2b_d1			
24	AC6	AC6_MMC3_DATA1	spi3_d0	uart5_txd			vin2b_d4			

PIN	PROC NAME	MODE0	MODE1	MODE2	MODE3	MODE4	MODE5	MODE6	MODE7
25	AC7	AC7_MMC3_DATA0	dat0	spi3_d1	uart5_rxd	vin2b_d5			
26	B3	B3_GPIO4_28	in2a_d20		vin2b_d3	rgmii1_vad82_d3	vin3a_d10	vin3a_d12	
27	E11	LCD_VSYNC	vout1_vsync			vin4a_vsync0			
	A8		vout1_d19	emu15	vin4a_d0n3a_d3	obs12	obs28		
28	D11	LCD_CLK	vout1_clk			vin4a_fld0			
	C9		vout1_d20	emu16	vin4a_d1n3a_d4	obs13	obs29		
29	C11	LCD_HSYNC	vout1_hsync			vin4a_hsync0			
	A9		vout1_d21	emu17	vin4a_d5n3a_d5	obs14	obs30		
30	B10	LCD_DE	vout1_de			vin4a_de0			
	B9		vout1_d22	emu18	vin4a_d6n3a_d6	obs15	obs31		
31	C8	LCD_DATA14	vout1_d14	emu13	vin4a_d14n3a_d14	obs9	obs25		
	G16		mcasp4_axr0	spi3_d0	uart8_rxd		vout2_d18		
32	C7	LCD_DATA15	vout1_d15	emu14	vin4a_d15n3a_d15	obs10	obs26		
	D17		mcasp4_axr1	spi3_cs0	uart8_rtsn		vout2_d19		
33	C6	LCD_DATA13	vout1_d13	emu12	vin4a_d13n3a_d13	obs8	obs24		
	AF9		vin1a_fld0	vin1b_vsync1		vout3_clk	uart7_txd	timer15	
34	D8	LCD_DATA11	vout1_d11	emu10	vin4a_d11n3a_d11	obs6	obs22	obs_dmarq2	
	G6		vin2a_vsync0		vin2b_vsync0	uart9_txd			
35	A5	LCD_DATA12	vout1_d12	emu11	vin4a_d12n3a_d12	obs7	obs23		
	AD9		vin1a_de0	vin1b_hsync1		vout3_de	uart7_rxd	timer16	
36	D7	LCD_DATA10	vout1_d10	emu3	vin4a_d10n3a_d10	obs5	obs21	obs_irq2	
	F2		vin2a_d0		vout2_d23	emu10	uart9_ctsn		
37	E8	LCD_DATA8	vout1_d8	uart6_rxd	vin4a_d8n3a_d8				
	A21		mcasp4_fsx	mcasp4_fsr	spi3_d1	uart8_txd	vout2_d17		
38	D9	LCD_DATA9	vout1_d9	uart6_txd	vin4a_d9n3a_d9				
	C18		mcasp4_aclkm	mcasp4_aclks	spi3_sclk	uart8_rxd	vout2_d16		
39	F8	F8_LCD_DATA6	vout1_d6	emu8	vin4a_d22n3a_d22	obs4	obs20		
40	E7	E7_LCD_DATA7	vout1_d7	emu9	vin4a_d23n3a_d23				
41	E9	E9_LCD_DATA4	vout1_d4	emu6	vin4a_d20n3a_d20	obs2	obs18		
42	F9	F9_LCD_DATA5	vout1_d5	emu7	vin4a_d21n3a_d21	obs3	obs19		
43	F10	F10_LCD_DATA2	vout1_d2	emu2	vin4a_d18n3a_d18	obs0	obs16	obs_irq1	
44	G11	G11_LCD_DATA3	vout1_d3	emu5	vin4a_d19n3a_d19	obs1	obs17	obs_dmarq1	
45	F11	LCD_DATA0	vout1_d0	uart5_rxd	vin4a_d16n3a_d16				
	B7		vout1_d16	uart7_rxd	vin4a_d0n3a_d0				
46	G10	LCD_DATA1	vout1_d1	uart5_txd	vin4a_d17n3a_d17				
	A10		vout1_d23	emu19	vin4a_d7n3a_d7				

PIN	PROC NAME	MODE0	MODE1	MODE2	MODE3	MODE4	MODE5	MODE6	MODE7
1	GND								
2	GND								
3	AB8	AB8_MMC3_DATA6	dat6	spi4_d0	uart10_ctsn	vin2b_de1			
4	AB5	AB5_MMC3_DATA7	dat7	spi4_cs0	uart10_rtsn	vin2b_clk1			
5	AC9	AC9_MMC3_DATA2	dat2	spi3_cs0	uart5_ctsn	vin2b_d3			

PIN	PROC NAME	MODE0	MODE1	MODE2	MODE3	MODE4	MODE5	MODE6	MODE7
6	AC3	AC3_MMC3_DATA3	dat3	spi3_cs1	uart5_rtsn	vin2b_d2			
7	G14	G14_TIMER1	mcasp1_axr14	mcasp7_aclkr	mcasp7_aclkr				vin6a_d9
8	F14	F14_TIMER1	mcasp1_axr15	mcasp7_fsr	mcasp7_fsr				vin6a_d8
9	E17	E17_TIMER1	ref_clk1	mcasp2_axr9	mcasp1_axr5	mcasp2_axr16	ahclkx		vin6a_clk0
10	A13	A13_TIMER1	mcasp1_axr18	mcasp7_axr1					vin6a_d10
11	AH4	AH4_GPIO3	vin1a_d7			vout3_d0	out3_d16		
12	AG6	AG6_GPIO3	vin1a_d6			vout3_d1	out3_d17		
13	D3	D3_EHRPWM	out2a_d10			mdio_mclk	out2_d13		
14	D5	D5_GPIO4	vin2a_d12			rgmii1_vout	out2_d11		
15	D1	GPIO4_3	vin2a_d2			vout2_d21	emu12		
	A3		vin2a_d19	vin2b_d4	rgmii1_vout	out2_d4	vin3a_d11		
16	B4	B4_GPIO4	vin2a_d21	vin2b_d2	rgmii1_vout	out2_d2	vin3a_d10	vin3a_d13	
17	A7	A7_GPIO8	out1_d18	emu4	vin4a_d2	vin3a_d2	obs11	obs27	
18	F5	F5_GPIO4	vin2a_d8			vout2_d15	emu18		
19	E6	E6_EHRPWM	out2a_d9			vout2_d14	emu19		
20	AC4	AC4_MMC3_CMD3	cmd	spi3_sclk		vin2b_d6			
21	AD4	AD4_MMC3_CLK	clk			vin2b_d7			
22	AD6	AD6_MMC3_DATA5	dat5	spi4_d1	uart10_txd	vin2b_d0			
23	AC8	AC8_MMC3_DATA4	dat4	spi4_sclk	uart10_rxd	vin2b_d1			
24	AC6	AC6_MMC3_DATA3	dat3	spi3_d0	uart5_txd	vin2b_d4			
25	AC7	AC7_MMC3_DATA0	dat0	spi3_d1	uart5_rxd	vin2b_d5			
26	B3	B3_GPIO4	vin2a_d20	vin2b_d3	rgmii1_vout	out2_d3	vin3a_d10	vin3a_d12	
27	E11	LCD_VSYNC	vout1_vsync			vin4a_vsync	vin3a_0	vsync0	
	A8		vout1_d19	emu15	vin4a_d1	vin3a_d3	obs12	obs28	
28	D11	LCD_CLK	vout1_clk			vin4a_fld0	vin3a_fld0		
	C9		vout1_d20	emu16	vin4a_d4	vin3a_d4	obs13	obs29	
29	C11	LCD_HSYNC	vout1_hsync			vin4a_hsync	vin3a_0	hsync0	
	A9		vout1_d21	emu17	vin4a_d5	vin3a_d5	obs14	obs30	
30	B10	LCD_DE	vout1_de			vin4a_de0	vin3a_de0		
	B9		vout1_d22	emu18	vin4a_d6	vin3a_d6	obs15	obs31	
31	C8	LCD_DATA14	vout1_d14	emu13	vin4a_d14	vin3a_d14	obs9	obs25	
	G16		mcasp4_axr0	spi3_d0	uart8_tx	vin4a_tx	vin3a_tx	vout2_d18	
32	C7	LCD_DATA15	vout1_d15	emu14	vin4a_d15	vin3a_d15	obs10	obs26	
	D17		mcasp4_axr1	spi3_cs0	uart8_rts	vin4a_rts	vin3a_rts	vout2_d19	
33	C6	LCD_DATA13	vout1_d13	emu12	vin4a_d13	vin3a_d13	obs8	obs24	
	AF9		vin1a_fld0	vin1b_vsync1		vout3_clk	uart7_txd	timer15	
34	D8	LCD_DATA11	vout1_d11	emu10	vin4a_d11	vin3a_d11	obs6	obs22	obs_dmarq2
	G6		vin2a_vsync0		vin2b_vsync	vin2b_vsync	emu9	uart9_txd	
35	A5	LCD_DATA12	vout1_d12	emu11	vin4a_d12	vin3a_d12	obs7	obs23	
	AD9		vin1a_de0	vin1b_hsync1		vout3_d7	vin3a_de	uart7_rxd	timer16
36	D7	LCD_DATA10	vout1_d10	emu3	vin4a_d10	vin3a_d10	obs5	obs21	obs_irq2
	F2		vin2a_d0			vout2_d23	emu10	uart9_ctsn	
37	E8	LCD_DATA8	vout1_d8	uart6_rxd	vin4a_d8	vin3a_d8			
	A21		mcasp4_fsr	mcasp4_fsr	spi3_d1	uart8_tx	vin4a_tx	vout2_d17	

PIN	PROC	NAME	MODE0	MODE1	MODE2	MODE3	MODE4	MODE5	MODE6	MODE7
38	D9	LCD_DATA9	vout1_d9		uart6_txd	vin4a_d9	vin3a_d9			
	C18		mcasp4_aclkm	mcasp4_aclks	spi3_sclk	uart8_rxd	uart4_sda		vout2_d16	
39	F8	F8_LCD_DATA8	vout1_d6		emu8	vin4a_d23a	d22obs4	obs20		
40	E7	E7_LCD_DATA7	vout1_d7		emu9	vin4a_d23a	d23			
41	E9	E9_LCD_DATA9	vout1_d4		emu6	vin4a_d20a	d20obs2	obs18		
42	F9	F9_LCD_DATA9	vout1_d5		emu7	vin4a_d21a	d21obs3	obs19		
43	F10	F10_LCD_DATA10	vout1_d2		emu2	vin4a_d18a	d18obs0	obs16	obs_irq1	
44	G11	G11_LCD_DATA11	vout1_d3		emu5	vin4a_d19a	d19obs1	obs17	obs_dmarq1	
45	F11	LCD_DATA0	vout1_d0		uart5_rxd	vin4a_d16a	d16			
	B7		vout1_d16		uart7_rxd	vin4a_d0n3a	d0			
46	G10	LCD_DATA1	vout1_d1		uart5_txd	vin4a_d17a	d17			
	A10		vout1_d23		emu19	vin4a_d7n3a	d7			

PIN	PROC	NAME	MODE8	MODE9	MODE10	MODE11	MODE12	MODE13	MODE14
1		GND							
2		GND							
3	AB8	AB8_MMC3_DATA8	hsyncpwm3	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
4	AB5	AB5_MMC3_DATA5	vsyncpwm3	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
5	AC9	AC9_MMC3_DATA9	d3eQEP3	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
6	AC3	AC3_MMC3_DATA3	d2eQEP3	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
7	G14	G14_TIMER11		timer11	pr2_mii0	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
8	F14	F14_TIMER12		timer12	pr2_mii0	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
9	E17	E17_TIMER14		timer14	pr2_mii1	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
10	A13	A13_TIMER10		timer10	pr2_mii1	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
11	AH4	AH4_GPIO3_11		eQEP2B_in		pr1_pzr1e	pr1_pzr1e	pr1_pzr1e	pr1_pzr1e
12	AG6	AG6_GPIO3_10		eQEP2A_in		pr1_pzr1e	pr1_pzr1e	pr1_pzr1e	pr1_pzr1e
13	D3	D3_EHRPWM2Bkbd_col7	ehrpwm2b1	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
14	D5	D5_GPIO4_11	clkbd_col8	eCAP2	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
15	D1	GPIO4_3art10_rxd_rowe	eCAP1	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
	A3	mii1_txer		ehrpwm3	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
16	B4	B4_GPIO4_12	col		pr1_mii1	pr1_pzr1e	pr1_pzr1e	pr1_pzr1e	pr1_pzr1e
17	A7	A7_GPIO8_18		pr2_edio	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
18	F5	F5_GPIO4_19	rx3kbd_col5	eQEP2	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
19	E6	E6_EHRPWM2A	col6	ehrpwm2a1	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
20	AC4	AC4_MMC3_CMDn5a_d6	eCAP2	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
21	AD4	AD4_MMC3_CLKin5a_d7	ehrpwm2	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
22	AD6	AD6_MMC3_DATA5a_d0	ehrpwm3	pr2_mii1	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
23	AC8	AC8_MMC3_DATA8	d1ehrpwm3	pr2_mii1	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
24	AC6	AC6_MMC3_DATA6	d4eQEP3B	pr2_mii1	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
25	AC7	AC7_MMC3_DATA7	d5eQEP3A	pr2_mii1	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
26	B3	B3_GPIO4_12	txer	eCAP3	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
27	E11	LCD_VSPNC_sclk				pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e
	A8			pr2_edio	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e	pr2_pzr1e

PIN	PROC	NAME	MODE8	MODE9	MODE10	MODE11	MODE12	MODE13	MODE14
28	D11	LCD_CS0	spi3_cs0					gpio4_19	
	C9				pr2_edio_data0	pr2_edio_data1	pr2_edio_data2	pr2_edio_data3	pr2_edio_data4
29	C11	LCD_HS	syncd0					gpio4_22	
	A9				pr2_edio_data5	pr2_edio_data6	pr2_edio_data7	pr2_edio_data8	pr2_edio_data9
30	B10	LCD_DE	spi3_d1					gpio4_20	
	B9				pr2_edio_data10	pr2_edio_data11	pr2_edio_data12	pr2_edio_data13	pr2_edio_data14
31	C8	LCD_DATA14			pr2_uart0_txd		pr2_pru0pgpio11	pr2_pru0pgpio12	pr2_pru0pgpio13
	G16	vin4a_d18	in5a_d13						
32	C7	LCD_DATA15			pr2_ecap0_ecap	pr2_pru0pgpio14	pr2_pru0pgpio15	pr2_pru0pgpio16	pr2_pru0pgpio17
	D17	vin4a_d19	in5a_d12				pr2_pru1pgpio0	pr2_pru1pgpio1	pr2_pru1pgpio2
33	C6	LCD_DATA13			pr2_uart0_rxd		pr2_pru0pgpio10	pr2_pru0pgpio11	pr2_pru0pgpio12
	AF9	spi3_d1	kbd_row0	QEP1B_in				gpio3_1	
34	D8	LCD_DATA11			pr2_uart0_cts_n		pr2_pru0pgpio8	pr2_pru0pgpio9	pr2_pru0pgpio10
	G6	spi4_d1	kbd_row3	ehrpwm1	pr1_uart0_rts	pr2_edio_data15	pr2_edio_data16	pr2_edio_data17	pr2_edio_data18
35	A5	LCD_DATA12			pr2_uart0_rts_n		pr2_pru0pgpio9	pr2_pru0pgpio10	pr2_pru0pgpio11
	AD9	spi3_sclk	kbd_row6	QEP1A_in				gpio3_0	
36	D7	LCD_DATA10			pr2_edio_sof		pr2_pru0pgpio7	pr2_pru0pgpio8	pr2_pru0pgpio9
	F2	spi4_d0	kbd_row4	ehrpwm1	pr1_uart0_rxd	pr2_edio_data19	pr2_edio_data20	pr2_edio_data21	pr2_edio_data22
37	E8	LCD_DATA8			pr2_edc_sync1	opr2_pru0pgpio5	pr2_pru0pgpio6	pr2_pru0pgpio7	pr2_pru0pgpio8
	A21	vin4a_d17	in5a_d14						
38	D9	LCD_DATA9			pr2_edio_latch_in		pr2_pru0pgpio6	pr2_pru0pgpio7	pr2_pru0pgpio8
	C18	vin4a_d16	in5a_d15						
39	F8	F8_LCD_DATA6			pr2_edc_latch1	opr2_pru0pgpio3	pr2_pru0pgpio4	pr2_pru0pgpio5	pr2_pru0pgpio6
40	E7	E7_LCD_DATA7			pr2_edc_sync0	opr2_pru0pgpio4	pr2_pru0pgpio5	pr2_pru0pgpio6	pr2_pru0pgpio7
41	E9	E9_LCD_DATA4			pr1_ecap0_ecap	pr2_pru0pgpio1	pr2_pru0pgpio2	pr2_pru0pgpio3	pr2_pru0pgpio4
42	F9	F9_LCD_DATA5			pr2_edc_latch0	opr2_pru0pgpio2	pr2_pru0pgpio3	pr2_pru0pgpio4	pr2_pru0pgpio5
43	F10	F10_LCD_DATA2			pr1_uart0_rxd		pr2_pru1pgpio20	pr2_pru1pgpio21	pr2_pru1pgpio22
44	G11	G11_LCD_DATA3			pr1_uart0_txd		pr2_pru0pgpio0	pr2_pru0pgpio1	pr2_pru0pgpio2
45	F11	LCD_DATA13	spi3_cs2		pr1_uart0_cts_n		pr2_pru1pgpio16	pr2_pru1pgpio17	pr2_pru1pgpio18
	B7				pr2_edio_data23	pr2_edio_data24	pr2_edio_data25	pr2_edio_data26	pr2_edio_data27
46	G10	LCD_DATA1			pr1_uart0_rts_n		pr2_pru1pgpio19	pr2_pru1pgpio20	pr2_pru1pgpio21
	A10		spi3_cs3		pr2_edio_data28	pr2_edio_data29	pr2_edio_data30	pr2_edio_data31	pr2_edio_data32

Notes regarding the resistors on muxed pins.


7.1.2 Connector P9


8.0 Cape Board Support

9.0 BeagleBone AI Mechanical

10.0 Pictures

BeagleBone AI Back of Board Image





11.0 Support Information