



One Flip-Flop per State

- ► Alternative Design
 - ► A flip-flop is assigned to each state
 - ► Only one flip-flop may be true
 - ► Each flip-flop represents a state
- ► The next four slides give:
 - ► Symbol substitution rules that:
 - ▶ Change an ASM chart into:
 - ► A sequential circuit with one flip-flop per state.












Conditional Output Box Transformation


- Control output is generated by:
 - Attaching Control line in the right location
 - ► Adding output logic
- The Original ASM is used for the control






CSU22022, 12th Lecture, Dr. M. Manzke, Page: 6








CS2022 Control Signals for Binary Multiplier


Block Diagram Module	Microoperation	Control Signal Name	Control Expression
Register A:	$A \leftarrow 0$ $A \leftarrow A + B$ $C \ A\ Q \leftarrow \text{sr } C \ A\ Q$	Initialize Load Shift_dec	$IDLE \cdot G$ $MUL0 \cdot Q_0$ $MUL1$
Register B:	$B \leftarrow IN$	Load_B	LOADB
Flip-Flop <i>C</i> :	$C \leftarrow 0$ $C \leftarrow C_{\text{out}}$	Clear_C Load	$IDLE \cdot G + MUL1$
Register Q:	$Q \leftarrow IN$ $C A Q \leftarrow \text{sr } C A Q$	Load_Q Shift_dec	LOADQ —
Counter P:	$P \leftarrow n-1 \\ P \leftarrow P-1$	Initialize Shift_dec	_

CSU22022, 12th Lecture, Dr. M. Manzke, Page: 10


Binary Multiplier Control Unit One Flip-Flop per State Initialize MUL1 -Shift dec CSU22022, 12th Lecture, Dr. M. Manzke, Page: 11

Binary Multiplier (VHDL) **Entity** -- Binary Multiplier with n = 4: VHDL Description -- See Figures 8-6 and 8-7 for block diagram and ASM Chart -- in Mano and Kime library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity binary_multiplier is port(CLK, RESET, G, LOADB, LOADQ: in std_logic; MULT_IN: in std_logic_vector(3 downto 0); MULT_OUT: out std_logic_vector(7 downto 0)); end binary_multiplier; CSU22022, 12th Lecture, Dr. M. Manzke, Page: 12





Binary Multiplier (VHDL) next_state_func: process (G, Z, state) next_state_func: process (G, Z, state) begin case state is when IDLE => if G = '1' then next state <= MUL0; else next_state <= IDLE;</pre> end if: when MUL0 => next_state <= MUL1;</pre> when MUL1 => if Z = '1' then next state <= IDLE; else next state <= MUL0; end if: end case: end process; CSU22022, 12th Lecture, Dr. M. Manzke, Page: 15



Binary Multiplier (VHDL) datapath_func: process (CLK) Part 2 case state is when IDLE => if G = '1' then C <= '0': A <= "0000"; P <= "11": end if: when MUL0 => if Q(0) = '1' then CA := ('0' & A) + ('0' & B);else CA := C & A; end if: $C \le CA(4)$; $A \leq CA(3 \text{ downto } 0);$ when MUL1 => C <= '0': $A \le C \& A(3 downto 1);$ $Q \le A(0) \& Q(3 \text{ downto } 1);$ P <= P - "01": end case; end if: end process; end behavior 4: