





- The arithmetic circuit may implemented with the following components:
 - Parallel Adder
 - ▶ Build from a cascade of full-adder circuits
 - ► The data input to the parallel adder is manipulated in order to achieve a


number of arithmetic operations





























Physical Implementation

- Physical schematic of an n-bit ALU
 assembled from a bit slices as shown on
 the previous slide.
- 1. Note the control signals, because they apply to the whole word, tend to cross the datapath.
- 2. This geometry results in very efficient VLSI chip implementation.




This adder this gives us a fast combinational ALU with the following functionality:

	e régés Se	elect			646 Output 50	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
. [6]	GALL SV LEEVILO S	S ₁	S ₀	GALL Cin	R1 +17 Q	GALL 477
A12 I	1/01 0 1001 0	0	0	0	G = A	TRANSFER
A151 A151 A121 A121	I O I O I	0	0	17 1/0 DYACK	G = A + 1	INCREMENT
13 I	1/02/14	0	1	0	G = A + B	ADD 111 1/0113
	0	0	1	1	$G = A + \underline{B} + 1$	ADD WITH C
1	0	74L3393 +V	14.745649 0	0	$G = A + \overline{B}$	A plus 1's C.B
1	0	2100 2RS 11 2101 20 11 2101 20 11	0	1	G = A + B + 1	SUBTRACT
1	0	7203 20 E	1	0	G = A - 1	DECREMENT
1	0	<u>+</u> 1	1	1	G = A	TRANSFER
4	1	0	0	X	$G = A \wedge B$	AND
1	CPU FEEDER	0	5V 1	X	$G = A \vee B$	OR CPU
4	0 A3 A2 0 1 0 A5 A0 0	11 2 1000	Vec 12 0 4	X	$G = A \oplus B$	XOR A3
	• AS PC2-• • AS PL2/00-• • 610 PP1/0-•	7 5 6 A 6 5 6 A 6 5 6 A 6 6 5 6 A 6 6 6 A 6 6 6 A 6 6 A 6 6 A 6 6 A 6 6 A	AS 02 AS 02	X	G = A	NOT A7 PC1 A8 PC2 A7 PC1 A8 PC2 A8 PC

CSU22022, 6th Lecture, Dr. M. Manzke, Page: 14

4-Bit SR/SL Shifter Unit

For speed of execution the shifter unit is always implemented as a combinational circuit based on a MUX:



CSU22022, 6th Lecture, Dr. M. Manzke, Page: 15