






Register File Top-level Schematic (4 to 1 MUX) library IEEE; use IEEE.STD LOGIC 1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD LOGIC UNSIGNED.ALL; entity mux4 4bit is Port (In0, In1, In2 In3: in std_logic_vector(3 downto 0); S0, S1: in std_logic; Z : out std_logic_vector(3 downto 0)); end mux4_4bit; architecture Behavioral of mux4 4bit is begin Z <= In0 after 5 ns when S0='0' and S1='0' else In1 after 5 ns when S0='1' and S1='0' else In2 after 5 ns when S0='0' and S1='1' else In3 after 5 ns when S0='1' and S1='1' else "0000" after 5 ns; end Behavioral: CSU22022, 8th HDL Lecture, M. Manzke, Page: 3




















CS2022

Register File

Top-level VHDL (port maps 2)

```
-- register 2
reg02: reg4 PORT MAP(
           D => data src mux out,
           load => load_reg2,
           Clk => Clk.
           Q = reg2_q
-- register 3
reg03: reg4 PORT MAP(
           D => data_src_mux_out,
           load => load_reg3,
           Clk => Clk,
           Q = reg3_q
-- Destination register decoder
des_decoder_2to4: decoder_2to4 PORT MAP(
           A0 \Rightarrow des A0
           A1 => des A1,
           Q0 => load_reg0,
           Q1 => load reg1,
           Q2 => load_reg2,
           Q3 => load_reg3
```

Register File

Top-level VHDL (port maps 3)

```
-- 2 to 1 Data source multiplexer
           data_src_mux2_4bit: mux2_4bit PORT MAP(
                      In0 => data.
                      In1 => src_reg,
                      s => data src,
                      Z => data_src_mux_out
           -- 4 to 1 source register multiplexer
           Inst_mux4_4bit: mux4_4bit PORT MAP(
                      ln0 => reg0_q,
                      ln1 => reg1_q,
                      ln2 => reg2_q
                      ln3 = reg3_q
                      S0 => src_s0,
                      S1 => src s1,
                      Z => src reg
           reg0 \le reg0_q;
           reg1 <= reg1_q;
           reg2 <= reg2_q;
           reg3 <= reg3_q;
end Behavioral:
                             CSU22022, 8th HDL Lecture, M. Manzke, Page: 13
```

