



- The Multiple-Cycle Implementation demonstrates the use of a single memory for:
 - Data
 - Instruction
- ► This design is also used to show the implementation of more complex instructions


Memory M Address




- ► The following address sources are used to fetch:
 - Instructions -> PC Program Counter Register (32bit)
 - ▶ Data -> Bus A (32bit)
- MUX M selects between the two address sources through the MM control signal




Temp Register



- Instructions are executed over multiple clock cycles
- This requires an additional register
 - ▶ R32 for temporary storage
- This register should be selected through an additional bit control signals:
 - ► TD, TA, TB
- ► The overwrite:
 - ► SA, SB, DR



IR Instruction Register




- Instructions must be held in a register during the execution of multiple micro-ops
- ► The IR is only loaded if an instruction is fetched from memory M
 - ► The IR has a load enable control signal IL
 - This signal is part of the control word

PC Program Counter Register


	1915 202							123			2161		1100						1 14	4 1	8.6							123			Alt.	- 9	21										
	4	4	3	3	3	3	3	3	3	3	3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	Q	8	7	6	5	1	3	2	1	Λ	128.0
	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	0	/	U	ر 	4	ر 		1	U	1000
Next Address							MS		,	M	Ι	P	P	T	T	T	M			FS	.		M	R	M	M	R	R	R	R	F	10.0											
1						IN	EX	(AC	ıuı	l E	55						ľ	VIC)	C	L	Ι	L	D	A	В	В						D	W	M	W	V	C	N	Z	L	L
	1.0 9.6							$\overline{}$						0.10.0	19.76		\neg	$\overline{}$				(married					_		$\overline{}$				•										

- The PC only increments if an instruction is fetched from memory M
- ► The control word has two bits that determine the PC modifications:
 - ▶ PI increment enable signal

► PL – PC load signal




Next Address Logic



- The CAR Control Address Register selects the control word in the 256 x 42 control memory
- ► The next logic (MUX S) determines whether CAR is incremented on loaded.
 - Controlled with MS
- ► The source (Opcode or NA) of the loaded address is determined by MUX C
 - Selected by MC

Next Address Field





- The sources for the multiplexer can be:
 - Contents of the 17 bit NA Next Address field
 - 17 bit from the opcode field in the IR
- An opcode loaded into the CAR points to:
 - Microprogram in Control Memory
 - ► This program implements the instruction through the execution of a sequence of micro-operations
- MUX S determines whether the CAR is:
 - Incremented
 - Loaded

Sequencer Control Fields

CSU22022, 16th Lecture, Dr. M. Manzke, Page: 11

MS			1	ис	U	<u>-0</u> 2	PI		ı	PL		
Action	Symbolic Notation Cod		Select	Symbolic Notation		Symbolic Notation		Symbolic Notation		Symbolic Notation		
Increment CAR	CNT	000	NA	NXA	No load	NLI	No load	NLP	No load	NLP	0	
Load CAR	NXT	001	Opcode	OPC	Load instr.	LDI	Increment PC	INP	Load PC	LDP	1	
If $C = 1$, load CAR ;	BC	010	(50)									
else increment CAR												
If $V = 1$, load CAR ;	BV	011										
else increment CAR												
If $Z = 1$, load CAR ;	BZ	100										
else increment CAR												
If $N = 1$, load CAR ;	BN	101										
else increment CAR												
If $C = 0$, load CAR ;	BNC	110										
else increment CAR												
If $Z = 0$, load CAR ,	BNZ	111										
else increment CAR												





Microprogram in Control Memory

 $? = 0_2 \text{ or } ? = 1_2$

```
25|2422|21|20|19|18|17|16|15|14|13 9|8|7|6|5|4|3|2|1|0|
   | Next Address | MS | M| I| P| P| T| T| M|
                                                           FS |M|R|M|M|R|R|R|F|
   | Next Address | MS | C | L | I | L | D | A | B | B | FS | D | W | M | W | V | C | N | Z | L |
                       R[DR] \leftarrow R[SA] + zf IR[4:0]
-- ADI
  "000000000??????????????
  "000000000????????? ???
-- NOT
                       R[DR] - NOT[R[SA]]
                    R[DR] \leftarrow R[SA] + R[SB]
-- IF
                       IR \leftarrow M[PC], PC \leftarrow PC + 1
                       CAR←IR[31:15]
           variable addr : integer;
           variable control out : std logic vector (41 downto 0);
                                                          CSU22022, 16th Lecture, Dr. M. Manzke, Page: 14
```