

Register Transfer

► Describing large-scale processor activity.


► To discuss digital systems of this scale and level of complexity we need a number of descriptive tools.

► For example:

a) Circuit schematics highlight the circuit components and their connectivity.


Transfer from R1 to R2 when $K_1=1$

Circuit Schematic



Timing Diagram


b) Timing diagrams highlight the detailed time sequence of transfer between registers.



The transfer $R2 \leftarrow r1$ occurs at the end of K_1

State Diagram

c) State diagrams highlight the modes of operation and their control



When the system is synchronous we normally omit the clock specification.

i.e. $K_1 \equiv K_1 \cdot \text{CLOCK}$

Register Transfer Specification

- ▶ Source Register
- ▶ Destination Register
- ▶ Operation to be applied
- ▶ Condition or control function under which the transfer will occur.
- ▶ We assume synchronous operation and omit the clock

Operation

$K1 : R2 \leftarrow R1$

Control Function

Destination Register

Source Register

Building Register-Transfer Statements

Symbol(s)

Letters and Numerals

Parentheses

Arrow

Comma

Square brackets

Description

Denote Registers

Denote sections of Registers

Denotes data transfer

Separates simultaneous transfers

Denote memory addressing

Examples

AR, DR, R2, IR

R2(9), AR(2), R1(7:0)

R1<-R2
IR<-DR

R1<-R2, R3<-AR

DR<-M[AR]
/* a read
M[AR]<-DR
/* a write

VHDL and RTL

Operation

Combinational
Assignment
Register Transfer
Addition
Subtraction
Bitwise AND
Bitwise OR
Bitwise XOR
Bitwise NOR
Shift left (logical)
Shift right (logical)
Vector/Register
Concatenation

RTL

=

←

+

-

^

∨

⊕

—

sl

sr

A(3:0)

||

VHDL

<=(concurrent)

<=(concurrent)

+

-

and

or

xor

not

sl

srl

A(3 downto 0)

&


Micro-Operation

- ▶ A micro-operation is an operation which can be accomplished within a small number of gate propagation delays upon data stored in adjacent registers and memory.
- ▶ Those commonly encountered in digital systems divide naturally into four groups
 - ▶ Transfer or identity micro-ops copy data, e.g. $R1 \leftarrow R2$, $DR \leftarrow M[AR]$
 - ▶ Arithmetic micro-ops provide the elements of arithmetic, e.g. $R0 \leftarrow R1 + R2$
 - ▶ Logic micro-ops provide per bit operation, e.g. $R1 \leftarrow R2$ or $R2$
 - ▶ Shift micro-ops provide bit rotations, e.g. $R1 \leftarrow sr R2$, $R0 \leftarrow rol R1$

Arithmetic Micro-ops

▶ These are operations which can be accomplished with a full-adder, which, with **carry lookahead** logic, can be made to deliver a substantial result, e.g. 64-bit in just a few gate delays.

Carry Lookahead Adder



CLA

- ▶ Let R_0, R_1, R_3 be n -bit Register and consider what can be done with an n -bit CLA (carry lookahead adder)

From Register Output

\downarrow_n
A

\downarrow_n
B

C_i

S

To Register Input

Conditioned use of CLA

► By conditioning what arrives at A,B,C, we can achieve:

Symbolic
micro-op

CLA Inputs
A B C

Function
S

$R0 \leftarrow R1 + R2$

$R1 + R2 + 0$

Addition

$R0 \leftarrow R1 - R2$

$R1 + \overline{R2} + 1$

Subtraction

$R0 \leftarrow R1 + 1$

$R1 + 0\dots0 + 1$

Increment

$R0 \leftarrow R1 - 1$

$R1 + 1\dots1 + 0$

Decrement

$R0 \leftarrow \overline{R2}$

$0\dots0 + \overline{R2} + 0$

1's Complement

$R0 \leftarrow -R2$

$0\dots0 + \overline{R2} + 1$

2's Complement

Add & Sub Implementation

▶ The first two of these operations may be accomplished by the addition of an XOR gate to the B-input of each full-adder, as show on the next page.

Adder-Subtractor Circuit

