
Multiple-Cycle Microprogrammed Computer



Project 2 Microcoded Instruction Set Processor

- Project 2 in incremental steps
- modifications are required:
 - Increase the number of registers in the register-file from 32 to 33
 - ➤ This requires an additional select bit for the two multiplexers (Bus A and Bus B) and the destination decoder. These are separate signals (TD, TA, TB) that are provided by the Control Memory
 - ► The size of the registers in the register-file has to be 32 bit (size of instructions)

Datapath Modifications Consequently, all components of the Datapath: MUXs in the Register file Decoder in the Register file Arithmetic/logic Unit Shifter and MUXs ... are 32 bit CSU22022, 15th Lecture, Dr. M. Manzke, Page: 3

Datapath Modifications

- Add and test:
 - ► Memory M (512 x 32)
 - ► Control Memory (256 x 42)
- to your project.
 - ► MUX M will feed 32 bit addresses from ether the Bus A or the PC into the Memory M entity but only the 9 least significant address bits will be used to index into the array. This restricts the memory size to 512.

Control Memory 256 x 42

library IEEE

```
-- Michael Manzke
```

-- michael.manzke@cs.tcd.ie

-- 3rd December 2020

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
```

```
Next Address
                          MS
entity control memory is
    Port (FL : out std logic;
             RZ : out std logic;
             RN : out std logic;
             RC : out std logic;
             RV : out std logic;
             MW : out std logic;
             MM : out std logic;
             RW : out std logic;
             MD : out std logic;
             FS : out std logic vector (4 downto 0);
                                                         9 to 13
             MB : out std logic;
             TB : out std logic;
             TA : out std logic;
             TD : out std logic;
             PL : out std logic;
             PI : out std logic;
                                                       -- 19
             IL : out std logic;
                                                       -- 20
                                                      -- 21
             MC : out std logic;
             MS: out std logic vector(2 downto 0); -- 22 to 24
             NA : out std logic vector (16 downto 0); -- 25 to 41
             IN CAR : in std logic vector(16 downto 0));
end control memory;
```

	4 1	4 0	3 9						- 1	- 1																					1	1 0	9	8	7	6	5	4	3	2	1	0	
Next Address													N	VIS	9	M C	I L	P I	P L	T D	T A	T B	M B		FS	6							l	l	R Z		124444						

```
architecture Behavioral of control memory is
type mem array is array (0 to 255) of std logic vector (41 downto 0);
begin
memory m: process(IN CAR)
      variable control mem : mem array:=(
             25|2422|21|20|19|18|17|16|15|14|13 9|8|7|6|5|4|3|2|1|0|
  141
  | Next Address
               | MS
                                         FS |M|R|M|M|R|R|R|F|
  | Next Address
              I MS I
                    CI
                       L
                                 A
                                         FS |D|W|M|W|V|C|N|Z|L|
                          Ιľ
                              DI
                                   B
 0 00000 0 0 0 0 0 0 0 0 0",-- 00
                       0
 0
                                      0 00000 0 0 0 0 0 0 0 0 0",-- 01
 0
                                      0 00000 0 0 0 0 0 0 0 0 0",-- 02
 "0000000000000000 000
                       0
                                      0 00000 0 0 0 0 0 0 0 0 0",-- 03
                       0
 0
                                      0 00000 0 0 0 0 0 0 0 0 0",-- 04
 0
                              0
                                      0 00000 0 0 0 0 0 0 0 0 0",-- 05
                                      0 00000 0 0 0 0 0 0 0 0 0", -- 06
 0 00000 0 0 0 0 0 0 0 0 0",-- 07
```

-- Address \$08 to \$17

```
25|2422|21|20|19|18|17|16|15|14|13
                                       9|8|7|6|5|4|3|2|1|0|
 |41
 | Next Address | MS
                                  M
                                     FS |M|R|M|M|R|R|R|F|
| Next Address
            | MS | C| L|
                             A B
                                  BI
                                     FS |D|W|M|W|V|C|N|Z|L|
                      ΙI
                           D
"0000000000000000 000
                                         0 0 0 0 0 0 0 0",-- 08
0 00000 0 0 0 0 0 0 0 0 0",-- 09
0
                                  0 00000 0
0 00000 0
0 00000 0
"0000000000000000 000
                                  0 00000 0 0 0 0 0 0 0 0 0",-- OD
0 00000 0 0 0 0 0 0 0 0 0",-- OE
                    0
0 00000 0 0 0 0 0 0 0 0 0",-- OF
           25 | 2422 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13
                                       9|8|7|6|5|4|3|2|1|0|
 | Next Address | MS
                  MIII
                                       |M|R|M|M|R|R|R|F|
                                  ΜI
| Next Address
            | MS |
                  C| L|
0
0 00000 0 0 0 0 0 0 0 0 0",-- 12
0
                                  0 00000 0 0 0 0 0 0 0 0 0",-- 13
0
                                  0 00000 0 0 0 0 0 0 0 0 0",-- 14
                           0
                              0
"0000000000000000 000
                                  0 00000 0 0 0 0 0 0 0 0 0",-- 15
                    0
"0000000000000000 000
                                  0 00000 0
                                         0 0 0 0 0 0 0 0",-- 16
                    0
0
                                  0 00000 0 0 0 0 0 0 0 0 0 0",-- 17
```

CSU22022, 15th Lecture, Dr. M. Manzke, Page: 8

-- Address \$F8 to \$FF

1 1 2 20FD 03 10 A

```
25|2422|21|20|19|18|17|16|15|14|13 9|8|7|6|5|4|3|2|1|0|
41
 | Next Address
                                     FS |M|R|M|M|R|R|R|F|
| Next Address
                                     FS |D|W|M|W|V|C|N|Z|L|
0 00000 0 0 0 0 0 0 0 0 0",-- F8
0 00000 0 0 0 0 0 0 0 0 0",-- F9
0 00000 0 0 0 0 0 0 0 0 0",-- FA
0 00000 0 0 0 0 0 0 0 0 0",-- FB
"0000000000000000 000
                                  0 00000 0 0 0 0 0 0 0 0",-- FC
0 00000 0 0 0 0 0 0 0 0 0",-- FD
0 00000 0 0 0 0 0 0 0 0 0",-- FE
0 0
                                  0 00000 0 0 0 0 0 0 0 0 0",-- FF
                         0
                        );
     variable addr : integer;
    variable control out : std logic vector(41 downto 0);
```

Begin (process) LSB

```
      4
      4
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      3
      2
      2
      2
      2
      2
      2
      2
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
      1
```

```
addr := conv_integer(IN_CAR);
    control_out := control_mem(addr);
    FL <= control_out(0);
    RZ <= control_out(1);
    RN <= control_out(2);
    RC <= control_out(3);
    RV <= control_out(4);
    MW <= control_out(5);
    MM <= control_out(6);
    RW <= control_out(7);

    MD <= control_out(8);
    FS <= control_out(13 downto 9);
    MB <= control_out(14);</pre>
```

Begin (process) MSB

```
TB <= control_out(15);
  TA <= control_out(16);
  TD <= control_out(12);
  PL <= control_out(17);
  PI <= control_out(19);
  IL <= control_out(20);
  MC <= control_out(21);
  MS <= control_out(24 downto 22);
  NA <= control_out(41 downto 25);
  end process;
end Behavioral;</pre>
```

