




## Signals


- May be 0, 1, or Z
- Equivalent to wires in digital circuits
- May be assigned values
- Signals are associated with time values
- ► Sequences of values determines the waveform
- Signal type depends on the level of abstraction
  - ► At gate level through wires (or, and, xor...)
  - ► At module level through integer (ALU...)






CSU22022, 2nd HDL Lecture, Dr. M. Manzke, Page: 5











## Declaration Details


- Blue bold type denotes VHDL reserved keywords (entity, port, ...)
- VHDL is not case sensitive
  - ► Half-adder = HALF-ADDER
- Ports define the input and output of the the design entity
- ▶ Ports are signals that enable communication between the design entity and other entities.
- ▶ Port signals must declare their types.












## 4 to 1 Multiplexer This example uses std\_logic\_vector(7 downto 0); library IEEE; use IEEE.STD\_LOGIC\_1164.ALL; Bit vector entity mux is Port (I0: in std\_logic\_vector(7 downto 0); 11: in std\_logic\_vector(7 downto 0); 12 : in std\_logic\_vector(7 downto 0); 13 : in std\_logic\_vector(7 downto 0); Sel: in std\_logic\_vector(1 downto 0); Z : out std\_logic\_vector(7 downto 0)); end mux;



## Entity's Internal Behavior

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity half_adder is
  Port (x:in std_logic;
        y: in std_logic;
        sum : out std_logic;
        carry : out std_logic);
end half adder;
architecture Behavioral of half adder is
-- declaration
```

-- description of behavior

end Behavioral;

begin

VHDL describes
the internal
behavior in the
architecture
construct.

