## How Lab 9 works?

## Main.c

In the main.c code variable foo is used in order to access the contents of the file which is found at /dev/mem.


The key point in the main.c is the mapping of physical adress to a virtual adress which are called \*fpga\_bram and \*fpga\_ip. Thanks to the mmap function we can access (read and write) the contents of whatever file is found in /dev/mem.

I came to conclusion that lines between 17-25 are just written for testing purposes. It initializes a value to the adresses starting from 0x40000000.

Lines 28 and 29 are interesting. Line 28 sets the value which is found in fpga\_ip to 0x5555, and in line 29 the processor waits until the value in fpga\_ip is not 0x5555 anymore. (This was the first time I saw a while loop with only a conditional statement). After the value in fpga\_ip is changed (due to the output of myip) the contents of fpga\_bram is printed out.

It must be noticed that the value found at adress fpga\_ip (which is 0x43C00000 physically) is kind of a signal variable which lets main.c code to understand that the process in other layer (myip) is complete. In the result it can be seen that the contents of fpga\_bram is also changed from 0,2,4,6,0,0,0,0 to 0,2,4,6,0,4,8,C

In the myip code the value addressed by fpga\_ip corresponds to slv\_reg0 which is one of the slave registers initialized in myip. First time this register is changed is the line 232-239 where the for loop writes 8 bits each time from S\_AXI\_WDATA, corresponding to total of 32 bits, knowing the for loop iterates for 4 times. The content of the other registers are also changed in same manner.



In a general sense myip code generates the block "Processing System" including AXI bus, and "BRAM" block as it is seen in the figure above. A finite state machine of 4 states is implemented between the lines 415-436 where it controls the behaviour of BRAM. Instead of the block "matrix-vector multiplication custom IP, there is a line of code which equates data to be written to 1 bit shifted version of data read in the registers:

```
413 assign BRAM WRDATA = BRAM RDDATA << 1;
```

What FSM does is that it first reads the values in the registers – which are 32 bit – and then shifts each 8 bits of data found in slv\_reg which are 0, 2, 4, 6 which makes 0, 4, 8, C which is the result we observe.

## Questions

(Where it is specified that the output of myip will be written in /dev/mem?)

(I just noticed that this file has no extension. Most of the "open()" statements I saw, were used with .txt. However, it seems to me that the file located in /dev/mem has no extension?)