
## Part I: Multiple Choice


1. Decimal number 46 in excess 3 code =	I have been a second	
A. 1000 1001	C. 0111 1111	
B. 0111 1001	D. 1000 1111	
2. For the gate in the given		igure the output will
be		igue are surper
A. 0		
B. 1		
C. A		
D. Ā	-	
3. An AND gate with schematic "bubbl	as" on its innuts performs t	ha como function ac
a(n) gate.	es ou us inputs performs t	ne same function as
A. NOT B. OR	C NOR	DANID
B. OK	C. NOR	D. NAND
4. Full adder circuit can be implemented b	V.	
A. Multiplexers		
B. Half adders	C. AND or OR gate	S
2. Ithir dudois	D. Decoders	
7 5 A device which converts BCD to source	. 11 1	
5. A device which converts BCD to seven  A. Encoder B. Decoder C. Mult		
5		
	as parallel to series converted	c?
A. Decoder  B. Digital counter		
C. Multiplexer		
D. DeMultiplexer		
7. As the number of flip flops are increased	l, the total propagation delay	of
<ul><li>A. Ripple counter increases but that of s</li><li>B. Both ripple and synchronous counter</li></ul>	ynchronous counter remains	the same
C. Both ripple and synchronous counter	s remain the sema	
D. Ripple counter remains the same but	that of synchronous counter	increases
	- Januarious Counter	mereases

Subsequently, the by a one-bit position	e shift register is clocke tion to the right. With e (MSB). After how man	e below is initially loaded with and with each clock pulse the each shift, the bit at the serial in clock pulses will the content of the cont	e pattern gets shifted nput is pushed to the
D. 11			
9. Types of ROM	memories are		
. EPROM	B. PROM	C. EEPROM	D. All of these
A 10. Theprogrammable AN		logic device with a fixed	
A. PAL	B. PROM	C. PLA	D. None of the above
Part II: Fill in the	hloules		


The decimal equivalent of the binary 0.1011 is (0.6875) 10 (1/14)
 In the given figure, A = B = 1 and C = D = 0. Then Y = 0




3. The number of product terms in the minimized sum of product expression obtained through the following K-map, where d, don't care is \_\_\_\_\_ output F= BD + ACD.



4. The logic realized by the circuit shown in figure, the output F=




5. In the given figure shows a 4-bit serial in parallel out right shift register. The initial contents as shown are 0110. After 3 clock pulses the contents will be \(\textit{L 0 1 0}\)




Q1. BCD to Gray Lode Convertor Truth table


Decimal	-	F3 B2	В,	Bo		Ct 3	GE	Cr,	Go
O	.0	0	0.	0		0.	0	0	0
1		0		1					.1
2			7			0		7	1
3				1		0_		1	0
4	0_				1-	0_	1	7	0
5		7				0	1	1	- dans
6	0	1	1	0		0	+-		
7	0	1	1	1		0_	1	0	0
8	1	0	0	0		<u>_</u>	1	0	-6
9	1		0	7		L	1	0	7

K-map for G3





x-map for Go







Bircuit Implementation











Bo - befored 4-bit Johnson Counter using D-FF

