#### **CAMBRIDGE INTERNATIONAL EXAMINATIONS**

**Cambridge International Advanced Level** 

## MARK SCHEME for the October/November 2015 series

# 9608 COMPUTER SCIENCE

9608/31

Paper 3 (Written Paper), maximum raw mark 75

This mark scheme is published as an aid to teachers and candidates, to indicate the requirements of the examination. It shows the basis on which Examiners were instructed to award marks. It does not indicate the details of the discussions that took place at an Examiners' meeting before marking began, which would have considered the acceptability of alternative answers.

Mark schemes should be read in conjunction with the question paper and the Principal Examiner Report for Teachers.

Cambridge will not enter into discussions about these mark schemes.

Cambridge is publishing the mark schemes for the October/November 2015 series for most Cambridge IGCSE<sup>®</sup>, Cambridge International A and AS Level components and some Cambridge O Level components.



Page 2	Mark Scheme	Syllabus	Paper
	Cambridge International A Level – October/November 2015	9608	31

## (a) (i) 00101000 00000011

= <u>0.0101</u> × 2 ↑3	[1]
=10.1	[1]
=2.5	[1]

### (c) Any point 1 mark

0.1 cannot be represented exactly in binary

0.1 represented here by a value just less than 0.1 the loop keeps adding this approximate value to counter until all accumulated small differences become significant enough to be seen

[max 3]

2 (a)


Symbol	Token					
Symbol	Value	Type				
Counter	60	variable				
1.5	61	constant				
Num1	62	variable				
5.0	63	constant				

(b) 6 0 6 4 6 0 6 0 6 0 2 2 В [1+1]

Page 3		Mark Scheme Syllabus								
		Cambridge International A Level – October/November 2015	9608	31						
(c)	(i)	Code optimisation		[1]						
	(ii)			[1]						
		ADD 236								
		510 233		[1]						
		1 mark for first 2 lines, 1 mark for last 2 lines, with no other lines ac	lded							
	(iii)	Code has fewer instructions/occupies less space in memory when minimises execution time of code//code will execute faster	executed	[1] [1]						
(a)	Any	point 1 mark								
	che	cksum		[Max 2]						
				[						
(b)	Any	point 1 mark								
		· · · · · · · · · · · · · · · · · · ·								
	pac	kets pass through many different routers in journey								
	•									
	pac	kets reassembled at destination to rebuild email		[Max 3]						
				[]						
(c)	Any	point 1 mark								
	time	e delays due to lost/delayed packets not significant								
	pac	kets arriving out of order not an issue								
	no	requirement for a continuous circuit (circuit switching)		[Max 2]						
(d)	Circ	cuit switching		[1]						
. ,		•		. 1						
(e)	e.g	real-time video/video conferencing		[1]						
A	Any	point 1 mark								
f	ull b	andwidth available / no sharing								
		·		[Max 2]						
	(c) (a) (b)	(c) (i) (iii) (iiii) (iiiii) (iiiii) (iiiii) (iiiii) (iiiii) (iiiii) (iiiiii) (iiiii) (iiiii) (iiiiii) (iiiii) (iiiiiii) (iiiii) (iii	Cambridge International A Level – October/November 2015  (c) (i) Code optimisation  (ii) LDD 234    ADD 235    ADD 236    STO 233  1 mark for first 2 lines, 1 mark for last 2 lines, with no other lines ac  (iii) Code has fewer instructions/occupies less space in memory when	(c) (i) Code optimisation  (ii) LDD 234    ADD 235    ADD 236    STO 233    1 mark for first 2 lines, 1 mark for last 2 lines, with no other lines added  (iii) Code has fewer instructions/occupies less space in memory when executed minimises execution time of code//code will execute faster  (a) Any point 1 mark    sender's IP address receiver's IP address packet sequence number checksum  (b) Any point 1 mark    email has been split up into packets packet has destination address packets pass through many different routers in journey packets don't take same route routers use IP addresses packets reassembled at destination to rebuild email  (c) Any point 1 mark    email message is only read when all of it is received time delays due to lost/delayed packets not significant so sending different packets by different routes is not issue/is efficient packets arriving out of order not an issue no requirement for a continuous circuit (circuit switching)  (d) Circuit switching  (e) e.g. real-time video/video conferencing    Any point 1 mark    circuit made available is dedicated to this communication stream full bandwidth available/no sharing no lost packets						

Page 4	Mark Scheme	Syllabus	Paper
	Cambridge International A Level – October/November 2015	9608	31

4 (a)



(b) (i)

Time Interval

stage	1	2	3	4	5	6	7	8	9	
Fetch instruction	Α	В	С							
Decode instruction		Α	В	С						
Execute instruction			Α	В	С					Completing the As (1 Mark)
Access operand in memory				Α	В	С				B in column 2, Row 1 (1 Mark)
Write result to register					Α	В	С			Remainder completed (1 Mark)
										[3]

(ii) With pipelining no of cycles = 7 [1]
Without pipelining no of cycles = 3 \* 5 = 15 [1]

No of cycles saved = 8 [1]

Page 5	Mark Scheme	Syllabus	Paper
	Cambridge International A Level – October/November 2015	9608	31

5 (a) (i) 
$$\overline{A}$$
 .B.C +

A.B.  $\overline{C}$ 

A.B.C [1]

(ii)


AB

		00	01	11	10
С	0	0	0	1	0
C	1	0	1	1	0

[1]

(iii)

AB



1 mark for each loop

Allow f.t. from (ii)


[2]

(iv) 
$$X = A.B = [1] + B.C$$

Allow f.t. from (iii)

Page 6	Mark Scheme	Syllabus	Paper
	Cambridge International A Level – October/November 2015	9608	31

(b) (i)



1 mark row headings

1 mark column headings

1 mark per 2 correct rows (based on headings)

(ii)

			AB									
		00	01	11	10							
	00	0	<u> </u>	1)	0							
CD	01	0	0	0	0							
CD	11	0	0	1	0							
	10	0	1	1	0							

1 mark for loop with two 1s

1 mark for looping the four 1s

[2]

[4]

(iii) 
$$X = B.\overline{D} + A.B.C$$
 [1]

		Cambridge International A Level – October/November 2015	9608	31
6	(a)	A program is the written code ("static") A process is the executing code ("dynamic")		[1] [1]
	(b)	running, ready: when process is executing it is allocated a time slice (running state)//pr time on processor when time slice completed process/interrupt occurs can no longer use though it is capable of further processing (ready state)		[1]
		ready, running: process is capable of using processor (ready state) OS allocates processor to process so that process can execute (running	g state)	[1] [1]
		running, blocked: process is executing (running state) when it needs to perform I/O operaplaced in blocked state – until I/O operation completed	ation	[1] [1]
	(c)	when I/O operation completed for process in blocked state process put in ready state OS decides which process to allocate to processor from the ready queue	e	[1] [1] [1]
	(d)	high-level scheduler: decides which processes are to be loaded from backing store into memory/ready queue		[1] [1]

**Mark Scheme** 

Page 7

Syllabus

**Paper**