## **CAMBRIDGE INTERNATIONAL EXAMINATIONS**

Cambridge International Advanced Subsidiary and Advanced Level

# MARK SCHEME for the May/June 2015 series

## 9608 COMPUTER SCIENCE

www.PapaCambridge.com

9608/13 Paper 1 (Written Paper), maximum raw mark 75

This mark scheme is published as an aid to teachers and candidates, to indicate the requirements of the examination. It shows the basis on which Examiners were instructed to award marks. It does not indicate the details of the discussions that took place at an Examiners' meeting before marking began, which would have considered the acceptability of alternative answers.

Mark schemes should be read in conjunction with the question paper and the Principal Examiner Report for Teachers.

Cambridge will not enter into discussions about these mark schemes.

Cambridge is publishing the mark schemes for the May/June 2015 series for most Cambridge IGCSE $^{\circ}$ , Cambridge International A and AS Level components and some Cambridge O Level components.

® IGCSE is the registered trademark of Cambridge International Examinations.

Page 2	Mark Scheme	Sy
1 age 2	Cambridge International AS/A Level – May/June 2015	960
		- V

1 (a) (i)

2

124	0	1	1	1	1	1	0	To do
<b>-77</b>	1	0	1	1	0	0	1	1

(ii) 124: 7 C

–77: B 3 [2]

**(b) (i)** 0011 0101 1001 [1]

(ii) • when denary numbers need to be electronically coded

• e.g. to operate displays on a calculator where each digit is represented

decimal fractions can be accurately represented

First pass or second pass
2
1
1
1
2

[5]

[2]

		2.
Page 3	Mark Scheme	Syl per
	Cambridge International AS/A Level – May/June 2015	960

3 (a) maximum of two marks for firewall description + maximum of two marks for authorized description

#### **Firewall**

- sits between the computer or LAN and the Internet/WAN and permits or blocks traffic to/from the network
- can be software and/or hardware
- software firewall can make precise decisions about what to allow or block as it can detect illegal attempts by specific software to connect to Internet
- can help to block hacking or viruses reaching a computer

## **Authentication**

- process of determining whether somebody/something is who/what they claim to be
- frequently done through log on passwords/biometrics
- because passwords can be stolen/cracked, digital certification is used
- helps to prevent unauthorised access to data

[3]

- (b) one mark for security, one mark for integrity:
  - integrity deals with validity of data/freedom from errors/data is reasonable
  - · security deals with protection of data
  - security protects data from illegal access/loss
  - integrity deals with making sure data is not corrupted after, for example, being transmitted

[2]

- (c) (i) one mark for each way of maintaining data security + one mark for an example/ enhancement
  - validation (to ensure data is reasonable)
  - examples include range checks, type checks, length checks, ...
  - verification (checks if data input matches original/if transmitted data matches original)
  - can use double data entry or visual check/other methods such as parity checks
  - doesn't check whether or not data is reasonable

[3]

- (ii) one mark for each way of maintaining data integrity + one mark for an example/ enhancement
  - parity checking
  - one of the bits is reserved as parity bit
  - e.g. 1 0 1 1 0 1 1 0 uses odd parity
  - number of 1s must be odd
  - parity is checked at receiver's end
  - a change in parity indicates data corruption
  - check sum
  - adds up bytes in data being sent and sends check sum with the data
  - calculation is re-done at receiver's end
  - if not the same sum then the data has been corrupted during transmission

[3]

Page 4	Mark Sch	neme Sy	per
	Cambridge International AS/	A Level – May/June 2015	960 78
4 (a)			MANN, Dander Der 960 Andridge Cambridge Ca
Γ	requires data to be refreshed	7	Tide
	requires data to be refreshed periodically in order to retain the data	<b>*</b>	Sei C
			`
Γ			
	has more complex circuitry		
			DRAM
	does not need to be refreshed as the		
	transistors hold the data as long as the power supply is on		
	the power supply is on		
		$\times$	
		] ;	SRAM
	requires higher power consumption	$\neg$ / $\overline{}$	
	which is significant when used in		
	battery-powered devices		

used predominantly in cache memory of processors where speed is important

Page 5	Mark Scheme Syl	per
	Cambridge International AS/A Level – May/June 2015 9	60 100
` ,	naximum of <b>two marks</b> for RAM and maximum of <b>two marks</b> for ROM	Cambridge
•		COM

## **RAM**

- loses contents when power turned off/volatile memory/temporary memory
- stores files/data/operating system currently in use
- data can be altered/deleted/read from and written to
- memory size is often larger than ROM

#### **ROM**

- doesn't lose contents when power turned off/non-volatile memory/permanent memory
- cannot be changed/altered/deleted/read only
- can be used to store BIOS/bootstrap

[3]

(c) one mark for DVD-RAM, one mark for flash memory.

## **DVD-RAM**

- data is stored/written using lasers/optical media
- DVD-RAM uses phase changing recording, in which varying laser intensities cause targeted areas in the phase change recording layer to alternate between an amorphous and a crystalline state.
- uses a rotating disk with concentric tracks
- allows read and write operation to occur simultaneously

## flash memory

- most are NAND-based flash memory
- there are no moving parts
- uses a grid of columns and rows that has two transistors at each intersection
- one transistor is called a floating gate
- the second transistor is called the control gate
- memory cells store voltages which can represent either a 0 or a 1
- essentially the movement of electrons is controlled to read/write
- not possible to over-write existing data; it is necessary to first erase the old data then write the new data in the same location

[2]

Page 6	Mark Scheme	Sy. per
	Cambridge International AS/A Level – May/June 2015	960
5 (a)	one mark for name of bus + one mark for description	Calmbi
	address bus	Tage
	<ul> <li>lines used to transfer address of memory or input/output location</li> <li>unidirectional bus</li> </ul>	COM
		•

#### address bus

- lines used to transfer address of memory or input/output location
- unidirectional bus

## data bus


- used to transfer data between the processor and memory/input and output devices
- bidirectional bus

## control bus

- used to transmit control signals
- e.g. read/write/fetch/ ...
- dedicated bus since all timing signals are generated according to control signal [6]
- (b) (i) the program counter is incremented [1]
  - (ii) the data stored at the address held in MAR is copied into the MDR [1]
  - (iii) the contents of the Memory Data Register is copied into the Current Instruction [1] Register
- the MAR is loaded with the operand of the instruction // loaded with 35 (c) •
  - the Accumulator is loaded with the contents of the address held in MAR // the Accumulator is loaded with the contents of the address 35 [2]
- (d) (i) a signal
  - from a device/program that it requires attention from the processor [2]
  - (ii) at a point during the fetch-execute cycle ...
    - check for interrupt
    - if an interrupt flag is set/ bit set in interrupt register
    - all contents of registers are saved
    - PC loaded with address of interrupt service routine [4]

Page 7	Mark Scheme	Sy. per
	Cambridge International AS/A Level – May/June 2015	960

6 (a)



(b)

Α	В	С	working	Х	
0	0	0		1	1
0	0	1		1	} 1 mark
0	1	0		1	1
0	1	1		0	} 1 mark
1	0	0		1	1
1	0	1		1	} 1 mark
1	1	0		1	1
1	1	1		1	1 mark

		Cambridg	<u>je Intern</u>	ational A	S/A Leve	el – May/J	une 201	5	960	20
	(c)	((A is NOT 1 AN							OT 1 -1 mark –	Cambridge
		NOTE: all bracke	ts may n	ot be show	wn – but o	check ans	swer still o	correct		3
		Alternatives include	de:							
		((NOT A AND B)	OR (N	OTB OR	C)) AND	NOT C				
		(A . B + (B + C))	. <del>C</del>							
		NOTE: expressions may be reversed but still OK								
		(e.g. NOT C ANI	D ((NOT	A AND I	B) OR (I	NOT B O	R C))			
		NOT C ANI	D ((NOT	B OR C	OR (N	OT A AN	ID B)) an	d so on)		[3]
_										
7	(a)	(i) Accumulator:	0	1	1	1	0	1	0	1
										[1]
		(ii)						T	1	1
		Accumulator:	0	1	1	0	1	0	0	1
										[1]
		explanation								
		<ul><li>content of this is eq</li></ul>		0 1 1 1 1 to 127	111					
		• contents	of 127 aı	re 0 1 1 0	1001					[2]
	(	(iii)								
		Accumulator:	0	1	0	0	0	0	0	1
										[1]
		explanation								
		<ul><li>index reg</li><li>120 + 6 =</li></ul>		ue = 6						
				laced in th	e accumi	ulator				[2]

Mark Scheme

per

Page 8

Page 9	Mark Scheme	Sy. oer
	Cambridge International AS/A Level – May/June 2015	960

(b) 1 mark for each correct value in the table.

Accumulator Memory address					
	320	321	322	323	
	49	36	0	0	
36					
37					
				37	
49					
50					
			50		