## Verilog basics

Multiple statements:

signal\_1 <=value1;
signal\_2 <=value1; //Executed paralle1</pre>

if (reset)

else

end

## Simple things

## **Coding examples**

```
Rule of thumb 1:
                                                                                                                                D Flip-flop
                                                                                                                               reg ff;
always @(posedge clk)
                         Multiple line comment
                                                                   Assignment
                                                                                       Variable type
                                                                                                               Operator
                                                                                            wire
                                                                                                                               always e vr
if (reset)
    ff <= 1'b0;</pre>
Definitions
input
                                                                Rule of thumb 2:
                         something
output
output reg
                         something_reg
                                                                                                 Combinatorial (logic)
Combinatorial (logic)
inout
input [1:0]
                         data_bus
                                                                always @ ( * )
                                                                always @ ( some wire )
                                                                                                 Combinatorial (logic)
                                                                 always @ (posedge clock) Sequential (register)
                                                                                                                                Counter
Signal and wire declaration
               wire_name
                               HISE IN ASSIGN STATEMENT
wire [31:0] bus wire
                                                                Combinatorial assignment
                                                                                                                                if (reset)
                                   USE IN ALWAYS BLOCK
                                                                wire wire_name;
assign wire name = signal or value;
reg [31:0] bus_signal
reg [1:0] bus = 2'b01
                                      Initialized
                                                                                         OR
parameter WIDTH = 8;
                                                                reg signal; always @ ( * )
reg [WIDTH-1:0] my_bus;
                                                                            signal <= signal_or_value;
Arithmetic operators
            Addition
             Multiplication
            Divide
                                                                always @ ( some wires )
            Modulus
                                                                            signal <= signal_or_value;
            Power Operator
                                                                Sequential assignment
            Invert single bit or each bit vector AND single bits or two bitvectors
                                                                reg signal;
always @(posedge clock)
            OR two single bits or two bitvectors
                                                                            if (reset)
            XOR two single bits or two bitvect.
                                                                                         signal <= 0;
Logical operators
                                                                                         signal <= signal or value;
                                                                                                                                if (reset)
             Inputs Equal
            Inputs Not Equal
             Less-than
                                                                Conditional assignment
            Less-than or Equal
                                                                assign wire_name =
          (condition) ? input1 : input0;
            Greater-than
Greater-than or Equal
            Not True
            Both Inputs True
Either Input True
                                                                                         OR
                                                                always @ ( * ) / always @ (posedge clk)
                                                                                (condition0)
                                                                                                                                req [3:0]
            Left shift
Right shift
                                                                            statement0;
                                                                                (condition1)
                                                                    else if
                                                                            statement1;
Bit select, replicate, concatenate
and bit-reduction
\alpha[3:1] = b[2:0];
                        Select some bits
                                                                                         OR
q = \{a, b, c\};
                         Concatenate a, b and c
q = \{3\{a\}\};

q = \{\{2\{a\}\}, b\};
                         Replicate a, 3 times
Replicate a, 5 times and
                                                                always @ ( * ) / always @ (posedge clk)
                                                                                                                                Decoder
                                                                            case (two_bit select)
2'b00 : statement0;
                         concatenate to b
                         a[0] & a[1] & a[2]
a[0] | a[1] | a[2]
a[0] ^ a[1] ^ a[2]
                                                                                2'b01 : statement1;
2'b10 : statement2;
f= |a [2:0];
f= ^a [2:0];
                                                                                2'b11
                                                                                         : statement3;
                           (this is parity)
                                                                                default: statement_def;
                                                                            endcase
Shifting with bit select & concatenate
reg [7:0] shift_1, shift_r;
always @ (posedge clock)
    shift_1 <= {shift_1 [6:0] , ser_in_1};</pre>
                                                                Example module declaration
                                                                                    clock,
                                                                   input
                                                                                                                                   else
always @ (posedge clock)
     shift_r <= {ser_in _r, shift [7:1]};
                                                                   input [7:0] bus_in,
output [7:0] bus_out,
Variable value assignment
wire a;
wire [31:0] b;
                                                                always @ (posedge clock)
if (reset)
                                                                                                                                wire
                                                                            bus_out <=0;
                                                                                                                                wire
assign a= 1'b0
                                      Decimal 0
                                                                bus_out <= bus_in;
endmodule</pre>
assign b= 32'b1
                                      Decimal 1
assign b= 32'b1
assign b= 32'b00001
assign b= 52
assign b= 32'd52
assign b= 32'hFF
assign b='hFF
                                      Decimal 1
Decimal 52
                                      Decimal 52
                                      Decimal 255
Decimal 255
                                                                Example module instantiation
                                                                wire clock, reset;
                                                                wire local_bus_in, local_bus_out;
Multiple statements (begin - end)
                                                                Only one statement:
if (reset)
                                                                  .reset (reset),
.bus_in (local_bus_in),
.bus_out (local_bus_out)
            signal 1 <=value;
```

Tri state output

(enable\_signal) ? signal : 1'bz;

Created by lazanyi@mit.bme.hu
v.3.0 @ 26.09.2014

```
ff<= new_value;
reg [3:0] count;
always @(posedge clk)
            count <= 0;
else if (load)
           count <= default_value;
else if (enable)
            count <= count + 1;
Serial in, serial out shifter
reg [3:0] shift;
wire ser_out, ser_in;
always @(posedge clk)
else if (clk_enable)
            shift<={shift[2:0], ser in};
assign ser_out = shift[3];
Parallel in, serial out shifter
reg [2:0] shift;
           out;
always @(posedge clock)
          shift <= 0;
else if (load)
shift <= load_input[2:0];
assign out = shift[2];
Multiplexer
                       output;
always @( * )
    case ( select)
        2'b00: output = input1;
        2'b01: output = input2;
        2 bol: output = input3;
2'bol: output = input3;
2'bol: output = input4;
default: output = input1; //security
       endcase
reg [3:0] output;
            [1:0] select;
wire enable;
always @( * )
   if (enable)
          case (select)
2'b00 :
                       : output <= 4'b0001;
                       : output <= 4'b0010;
: output <= 4'b0100;
: output <= 4'b1000;
              2 h01
              2'b11
              default : output <= 4'b0000;
          endcase
            output <=0;
                       OR
            [1:0] select;
            enable;
parameter state1 = 2'b01;
parameter state2 = 2'b10;
reg state = state1;
always@(posedge clock) begin
state <= state1;
                                  //sync. reset
  case (state)
       state1 : if (condition)
                     state <= next_state2;</pre>
                 else
                     state <= next_state1;
       state2 : if (condition)
                     state <= next_state1;
                 else
                     state <= next_state2;</pre>
       default : state <= state1;
  endcase
```