Verilog and SystemVerilog Gotchas 101 Common Coding Errors and How to Avoid Them

Stuart Sutherland Don Mills

Verilog and SystemVerilog Gotchas

101 Common Coding Errors and How to Avoid Them



Stuart Sutherland Sutherland HDL, Inc. Tualatin, OR USA Don Mills LCDM Engineering Chandler, AZ USA

Library of Congress Control Number: 2007926706

ISBN 978-0-387-71714-2 e-ISBN 978-0-387-71715-9

Printed on acid-free paper.

© 2007 Springer Science+Business Media, LLC

All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now know or hereafter developed is forbidden. The use in this publication of trade names, trademarks, service marks and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights.

987654321

springer.com

Dedication

To my wonderful wife, LeeAnn, and my children, Ammon, Tamara, Hannah, Seth and Samuel — thank you for your patience during the many long hours and late nights you tolerated while this book was being written.

Stu Sutherland Portland, Oregon

To my wife and sweetheart Geri Jean, and my children, Sara, Kirsten, Adam, Alex, Dillan, Donnelle, Grant and Gina — thanks to each of you for the patience you have had with me as I have dealt with debugging many of these gotchas on designs over the years.

Don Mills Chandler, Arizona

About the Authors



Mr. Stuart Sutherland is a member of the IEEE 1800 working group that oversees both the Verilog and SystemVerilog standards. He has been involved with the definition of the Verilog standard since its inception in 1993, and the SystemVerilog standard since work began in 2001. In addition, Stuart is the technical editor of the official IEEE Verilog and SystemVerilog Language Reference Manuals (LRMs). Stuart is an independent Verilog consultant, specializing in providing

comprehensive expert training on the Verilog HDL, SystemVerilog and PLI. Stuart is a co-author of the books "SystemVerilog for Design", "Verilog-2001: A Guide to the New Features in the Verilog Hardware Description Language" and is the author of "The Verilog PLI Handbook", as well as the popular "Verilog HDL Quick Reference Guide" and "Verilog PLI Quick Reference Guide". He has also authored a number of technical papers on Verilog and SystemVerilog, which are available at www.sutherland-hdl.com/papers. You can contact Stuart at stuart@sutherland-hdl.com.

visit the author's web page at www.sutherland-hdl.com



Mr. Don Mills has been involved in ASIC design since 1986. During that time, he has worked on more than 30 ASIC projects. Don started using top-down design methodology in 1991 (Synopsys Design Compiler 1.2). Don has developed and implemented top-down ASIC design flows at several companies. His specialty is integrating tools and automating the flow. Don works for Microchip Technology Inc. as an internal SystemVerilog and Verilog consultant. Don is a member of the

IEEE Verilog and System Verilog committees that are working on language issues and enhancements. Don has authored and co-authored numerous papers, such as "System Verilog Assertions are for Design Engineers Too!" and "RTL Coding Styles that Yield Simulation and Synthesis Mismatches". Copies of these papers can be found at www.lcdm-eng.com. Mr. Mills can be reached at mills@lcdm-eng.com or don.mills@microchip.com.

visit the author's web page at www.lcdm-eng.com

Acknowledgments

The authors express their sincere appreciation to the contributions of several Verilog and SystemVerilog experts.

Chris Spear of Synopsys, Inc. suggested several of the verification related gotchas, provided the general descriptions of these gotchas, and ran countless tests for us.

Shalom Bresticker of Intel also suggested several gotchas.

Jonathan Bromley of Doulos, Ltd., Clifford Cummings of Sunburst Design, Tom Fitzpatrick of Mentor Graphics, Steve Golson of Trilobyte Systems, Gregg Lahti of Microchip Technology, Inc. and Chris Spear of Synopsys, Inc. provided thorough technical reviews of this book, and offered invaluable comments on how to improve the gotcha descriptions.

Steve Golson of Trilobyte Systems provided a wonderful foreword to this book

Lastly, we acknowledge and express our gratitude to our wives, *LeeAnn Sutherland* and *Geri Jean Mills*, for meticulously reviewing this book for grammar and punctuation. If any such errata remain in the book, it could only be due to changes we made after their reviews.

List of Gotchasxv		
Foreword by Steve G	olson	1
Chapter 1: Introduction, What Is A Gotcha?		
Chapter 2 Declaration	: on and Literal Number Gotchas	7
Gotcha 1:	Case sensitivity	7
Gotcha 2:	Implicit net declarations	10
Gotcha 3:	Default of 1-bit internal nets	13
Gotcha 4:	Single file versus multi-file compilation of \$unit declarations	15
Gotcha 5:	Local variable declarations	17
Gotcha 6:	Escaped names in hierarchical paths	19
Gotcha 7:	Hierarchical references to automatic variables	22
Gotcha 8:	Hierarchical references to variables in unnamed blocks	25
Gotcha 9:	Hierarchical references to imported package items	27
Gotcha 10:	: Importing enumerated types from packages	28
Gotcha 11:	: Importing from multiple packages	29
Gotcha 12	: Default base of literal integers	30
Gotcha 13:	: Signedness of literal integers	32
Gotcha 14	: Signed literal integers zero extend to their specified size	33
Gotcha 15	: Literal integer size mismatch in assignments	35
Gotcha 16	Filling vectors with all ones	37
Gotcha 17	: Array literals versus concatenations	38
Gotcha 18	: Port connection rules	39
Gotcha 19	: Back-driven ports	43

Gotcha 20: Passing real (floating point) numbers through ports	46
Chapter 3: RTL Modeling Gotchas	49
Gotcha 21: Combinational logic sensitivity lists with function calls	49
Gotcha 22: Arrays in sensitivity lists	52
Gotcha 23: Vectors in sequential logic sensitivity lists	
Gotcha 24: Operations in sensitivity lists	56
Gotcha 25: Sequential logic blocks with beginend groups	
Gotcha 26: Sequential logic blocks with resets	59
Gotcha 27: Asynchronous set/reset flip-flop for simulation and synthesis	60
Gotcha 28: Blocking assignments in sequential procedural blocks	62
Gotcha 29: Sequential logic that requires blocking assignments	64
Gotcha 30: Nonblocking assignments in combinational logic	66
Gotcha 31: Combinational logic assignments in the wrong order	70
Gotcha 32: Casez/casex masks in case expressions	72
Gotcha 33: Incomplete decision statements	74
Gotcha 34: Overlapped decision statements	77
Gotcha 35: Inappropriate use of unique case statements	79
Gotcha 36: Resetting 2-state models	82
Gotcha 37: Locked state machines modeled with enumerated types	84
Gotcha 38: Hidden design problems with 4-state logic	86
Gotcha 39: Hidden design problems using 2-state types	88
Gotcha 40: Hidden problems with out-of-bounds array access	90
Gotcha 41: Out-of-bounds assignments to enumerated types	92
Gotcha 42: Undetected shared variables in modules	94
Gotcha 43: Undetected shared variables in interfaces and packages	96
Chapter 4: Operator Gotchas	99
Gotcha 44: Assignments in expressions	
Gotcha 45: Self-determined versus context-determined operators	
Gotcha 46: Operation size and sign extension in assignment statements	
Gotcha 47: Signed arithmetic rules	

Gotcha 48: Bit-select and part-select operations	111
Gotcha 49: Increment, decrement and assignment operators	112
Gotcha 50: Pre-increment versus post-increment operations	113
Gotcha 51: Modifying a variable multiple times in one statement	115
Gotcha 52: Operator evaluation short circuiting	116
Gotcha 53: The not operator (!) versus the invert operator (~)	118
Gotcha 54: Array method operations	119
Gotcha 55: Array method operations on an array subset	121
Chapter 5:	100
General Programming Gotchas	
Gotcha 56: Verifying asynchronous and synchronous reset at time zero	
Gotcha 57: Nested ifelse blocks	
Gotcha 58: Evaluation of equality with 4-state values	129
Gotcha 59: Event trigger race conditions	
Gotcha 60: Using semaphores for synchronization	134
Gotcha 61: Using mailboxes for synchronization	137
Gotcha 62: Triggering on clocking blocks	139
Gotcha 63: Misplaced semicolons after decision statements	140
Gotcha 64: Misplaced semicolons in for loops	142
Gotcha 65: Infinite for loops	144
Gotcha 66: Locked simulation due to concurrent for loops	145
Gotcha 67: Referencing for loop control variables	147
Gotcha 68: Default function return size	148
Gotcha 69: Task/function arguments with default values	150
Gotcha 70: Continuous assignments with delays cancel glitches	151
Chapter 6: Object Oriented and Multi-Threaded Programming Gotchas	153
Gotcha 71: Programming statements in a class	153
Gotcha 72: Using interfaces with object-oriented testbenches	155
Gotcha 73: All objects in mailbox come out with the same values	157
Gotcha 74: Passing handles to methods using input versus ref arguments	158
Gotcha 75: Constructing an array of objects	159

Gotcha 76: Static tasks and functions are not re-entrant
Gotcha 77: Static versus automatic variable initialization
Gotcha 78: Forked programming threads need automatic variables164
Gotcha 79: Disable fork kills too many threads166
Gotcha 80: Disabling a statement block stops more than intended168
Gotcha 81: Simulation exits prematurely, before tests complete171
Chapter 7:
Randomization, Coverage and Assertion Gotchas173
Gotcha 82: Variables declared with rand are not getting randomized173
Gotcha 83: Undetected randomization failures175
Gotcha 84: \$assertoff could disable randomization177
Gotcha 85: Boolean constraints on more than two random variables179
Gotcha 86: Unwanted negative values in random values181
Gotcha 87: Coverage reports default to groups, not bins
Gotcha 88: Coverage is always reported as 0%
Gotcha 89: The coverage report lumps all instances together186
Gotcha 90: Covergroup argument directions are sticky187
Gotcha 91: Assertion pass statements execute with a vacuous success188
Gotcha 92: Concurrent assertions in procedural blocks
Gotcha 93: Mismatch in assertelse statements
Gotcha 94: Assertions that cannot fail
Chapter 8:
Tool Compatibility Gotchas
Gotcha 95: Default simulation time units and precision
Gotcha 96: Package chaining
Gotcha 97: Random number generator is not consistent across tools200
Gotcha 98: Loading memories modeled with always_latch/always_ff202
Gotcha 99: Non-standard language extensions
Gotcha 100:Array literals versus concatenations
Gotcha 101:Module ports that pass floating point values (real types)208
Index

Gotcha 1:
Gotcha 2:
A typo in my design connections was not caught by the compiler, and only showed up as a functional problem in simulation.
Gotcha 3:
Gotcha 4:
My models compile OK, and the models from another group compile OK; but when compiled together, I get errors about multiple declarations.
Gotcha 5:
Gotcha 6:
Gotcha 7:
Gotcha 8:
Gotcha 9:
Gotcha 10:
Gotcha 11:
I get errors when I try to wildcard import multiple packages, but I can wildcard import each package separately without any errors.

Gotcha 12:
Gotcha 13:
Gotcha 14:
Gotcha 15:
Gotcha 16:
Gotcha 17:
Gotcha 18:
Gotcha 19:
I declared my port as an input, and software tools let me accidentally use the port as an output, without any errors or warnings.
Gotcha 20:46 I cannot find a way to pass real values from one module to another using either Verilog or SystemVerilog.
Gotcha 21:
Gotcha 22:
Gotcha 23:54 My always block is supposed to trigger on any positive edge in a vector, but it
misses most edges.

Gotcha 24:
Gotcha 25:
Gotcha 26:
Gotcha 27:
Gotcha 28:
Gotcha 29:
Gotcha 30:
Gotcha 31:
Gotcha 32:
Gotcha 33:
Gotcha 34:
Gotcha 35:
Gotcha 36:
Gotcha 37:

Gotcha 38:
Gotcha 39:
Gotcha 40:
Gotcha 41:
Gotcha 42:94 My RTL model output changes values when it shouldn't, and to unexpected values.
Gotcha 43:96 Variables in my package keep changing at unexpected times and to unexpected values.
Gotcha 44:99 I need to do an assignment as part of an if condition, but cannot get my code to compile.
Gotcha 45:
Gotcha 46:
Gotcha 47:
Gotcha 48:
Gotcha 49:

Gotcha 50:
Gotcha 51:
Gotcha 52:
Gotcha 53:
Gotcha 54:
Gotcha 55:
Gotcha 56:
Gotcha 57:
Gotcha 58:
Gotcha 59:
Gotcha 60:
Gotcha 61:
Gotcha 62:

Gotcha 63:
Gotcha 64:
Gotcha 65:
Gotcha 66:
Gotcha 67:
Gotcha 68:
Gotcha 69:
Gotcha 70:
Gotcha 71:
Gotcha 72:
Gotcha 73:
Gotcha 74:
Gotcha 75:
Gotcha 76:

Gotcha 77:
Gotcha 78:
Gotcha 79:
Gotcha 80:
Gotcha 81:
Gotcha 82:
Gotcha 83:
Gotcha 84:
Gotcha 85:
Gotcha 86:
Gotcha 87:
specific values, but the report only shows the coverage of the entire covergroup.
Gotcha 88:
I defined a covergroup, but the group always has 0% coverage in the cover report.

Gotcha 89:
Gotcha 90:
Gotcha 91:
Gotcha 92:
Gotcha 93:
Gotcha 94:
Gotcha 95:
Gotcha 96:
Gotcha 97:200 I cannot repeat my constrained random tests on different tools.
Gotcha 98:
Gotcha 99:
Gotcha 100:
Gotcha 101:

Foreword by Steve Golson

Some people collect baseball cards, old car magazines, or maybe rubber duckies.

I collect Verilog books.

It started back in 1989 with a looseleaf copy of "Gateway VERILOG-XL Reference Manual Version 1.5a" in a three-ring binder. Verilog was a bit simpler back then—it's hard to believe we actually designed chips using only one type of procedural assignment (nonblocking assigns were not part of the language yet). And we ran our simulations on a VAX, or maybe a fancy Apollo workstation.

Since then I've bought pretty much every Verilog book that came along. I've got a few synthesis books, and I'll pick up an occasional VHDL reference or maybe a text on the history of hardware description languages, but mostly it's Verilog. Dozens and dozens of books about Verilog.

There's a funny thing about most of these books though. After I leaf through them a few times, they sit on the shelf. I admit that it looks pretty impressive once you have an entire bookcase filled with Verilog books, but the discerning visitor will notice how fresh and new they all are. Unused. Unread. Useless.

I'm often disappointed to find very little information which is useful for the practicing engineer. What I'm looking for is a book I can use every day, a book that will help me get my chip out the door, on time and working.

Stu and Don have written such a book. I've known these guys for many years, and they have probably forgotten more Verilog than I've ever known. They have distilled their collective knowledge into this helpful and extremely useful book. Read it and you won't be disappointed.

If you are an old hand at Verilog try to pick out all the Gotchas that you have found the hard way. Smile and say to yourself "Oh yeah, I remember getting caught by that one!"

Those of you who are new to Verilog and SystemVerilog, welcome aboard! Here's your chance to learn from two of the leading experts in the field. And if you ever have a chance to take a training class from either of these gentlemen, don't hesitate to sign up. I guarantee you won't regret it.

Oh by the way, my favorite Gotcha is "Gotcha 65: Infinite for loops". Why? Well, I built a chip with that bug in it. Believe me, when a modeling error causes you to have broken silicon, you never forget why it happened. Back then I didn't have this book to help me, but you do! Keep this book close at hand, refer to it often, and may all your models compile and all your loops terminate.

Steve Golson Trilobyte Systems http://www.trilobyte.com

Chapter 1

Introduction, What Is A Gotcha?

T his chapter defines what a "gotcha" is, and why programming languages allow gotchas. For the curious, the chapter also provides a brief history of the Verilog and SystemVerilog standards. The topics presented in this chapter include:

- What are Verilog and SystemVerilog
- · The definition of a gotcha
- A brief description of the Verilog and SystemVerilog standards

What are Verilog and SystemVerilog?

The terms "Verilog" and "SystemVerilog" are sometimes a source of confusion because the terms are not used consistently in the industry. For the purposes of this book, "Verilog" and SystemVerilog are used as follows:

Verilog is a Hardware Description Language (HDL). It is a specialized programming language used to model digital hardware designs and, to a limited extent, to write test programs to exercise these models.

SystemVerilog is a substantial set of extensions to the Verilog HDL. A primary goal of these extensions is to enable modeling and verifying larger designs with more compact code. By itself, SystemVerilog is not a complete language; it is just a set of additions to the base Verilog language.

What is a Gotcha?

A programming "gotcha" is a language feature, which, if misused, causes unexpected—and, in hardware design, potentially disastrous—behavior. The classic example in the C language is having an assignment within a conditional expression, such as:

```
if (day=15)     /* GOTCHA! assigns value of 15 to day, then */
do_mid_month_payroll; /* if day is non-zero, do a payroll */
```

Most likely, what the programmer intended to code is if (a==b) instead of if (a=b). The results are very different! This classic C programming Gotcha is not a syntax error; the code is perfectly legal. However, the code probably does not produce the intended results. If the coding error is not detected before a product is shipped, a simple bug like this could lead to serious ramifications in a product.

Just like any programming language, Verilog, and the SystemVerilog extensions to Verilog, have gotchas. There are constructs in Verilog and SystemVerilog that can be used in ways that are syntactically correct, but yield unexpected or undesirable results. Some of the primary reasons Verilog and SystemVerilog have gotchas are:

• Inheritance of C and C++ gotchas

Verilog and SystemVerilog leverage the general syntax and semantics of the C and C++ languages. Verilog and SystemVerilog inherit the strengths of these powerful programming languages, but they also inherit many of the gotchas of C and C++. (Which raises the question, can the common C coding error such as if (day=15) be made in Verilog/SystemVerilog? The answer can be found in Gotcha 44 on page 99.)

· Loosely typed operations

Verilog and SystemVerilog are *loosely typed* languages. As such, operations can be performed on any data type, and underlying language rules take care of how operations should be performed. If a design or verification engineer does not understand these underlying language rules, then unexpected results can occur.

Allowance to model good and bad designs

An underlying philosophy of Verilog and SystemVerilog is that engineers should be allowed to model and prove both what works correctly in hardware, and what will not work in hardware. In order to legally model hardware that does not work, the language must also permit unintentional modeling errors when the intent is to model designs that work correctly.

The Verilog and SystemVerilog standards

Verilog is an international standard Hardware Description Language. The official standard is IEEE Std 1364-2005 Verilog Language Reference Manual (LRM), commonly referred to as "Verilog-2005". The Verilog standard defines a rich set of programming and modeling constructs specific to representing the behavior of digital logic. The Verilog Hardware Description Language was first created in 1984. Verilog was designed to meet the needs of engineering in the mid 1980s, when a typical design was under 50,000 gates and ICs were based on 3 micron technology. As digital design size and technologies changed, Verilog evolved to meet new design requirements. Verilog was first standardized by the IEEE in 1995 (IEEE Std 1364-1995). In 2001, The IEEE released the Verilog-2001 standard (IEEE Std 1364-2001) which enhanced Verilog in several ways, such as synthesizable signed arithmetic on any vector size and re-entrant tasks and functions. The IEEE updated the Verilog standard in 2005, but no major modeling enhancements were added in this version. Instead, all enhancements to Verilog were documented in a separate standard, SystemVerilog.

System Verilog is a standard set of extensions to the Verilog-2005 Standard. These extensions are documented in a separate standard, IEEE Std 1800-2005 SystemVerilog Language Reference Manual, commonly referred to as "SystemVerilog-2005". The System Verilog extensions enable writing synthesizable models that are continuously increasing in size and complexity, as well as verifying these multi-million gate designs. System Verilog adds to Verilog features from the SUPERLOG, VERA C, C++, and VHDL languages, along with OVA and PSL assertions. SystemVerilog was first developed by Accellera, a consortium of companies that do electronic design and companies that provide Electronic Design Automation (EDA) tools. Accellera released a preliminary version of the extensions to Verilog in 2002, called SystemVerilog 3.0 (3.0 to show that System Verilog was the next generation of Verilog, where Verilog-1995 was the first generation and Verilog 2001 was the second generation). In 2003, Accellera released System Verilog 3.1 and in 2004 System Verilog 3.1a. This latter Accellera standard was then submitted to the IEEE for full standardization.

The original intent was for the IEEE to fold the Accellera SystemVerilog extensions into the Verilog standard. At the insistence of EDA companies, however, the IEEE made the decision to temporarily keep the SystemVerilog extensions in a separate document to make it easier for EDA companies to implement the extensive set of new features in their Verilog tools.