

# TC74HC593AP/AF PRELIMINARY

## 8 BINARY COUNTER WITH INPUT REGISTER(3-State I/O)

The TC74HC593A is a high speed CMOS 8-BIT BINARY COUNTER/REGISTER fabricated with C<sup>2</sup>MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The TC74HC593A has all the features of the "HC592A with the addition of a 3-state I/O which provides parallel counter outputs. The 3-state outputs are active when enable input  $\bar{G}$  is low and G is high.

Inputs A through H are loaded into registers on the rising edge of Register Clock (RCK) only when Register Clock Enable (RCKEN) is low. The register outputs are loaded into the counter when Counter Load (CLOAD) is low.

The internal counter counts on the rising edge of Counter Clock (CCK) when Counter Clock Enable (CCKEN) is low and or Counter Clock Enable (CCKEN) is high.



If Counter Clear (CCLR) is set low, the internal counter is cleared asynchronously to the clock.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

### FEATURES:

- High Speed .....  $f_{MAX}=80\text{MHz}(\text{typ.})$  at  $V_{CC}=5\text{V}$
- Low Power Dissipation .....  $I_{CC}=4\mu\text{A}(\text{Max.})$  at  $T_a=25^\circ\text{C}$
- High Noise Immunity .....  $V_{NH}=V_{NIL}=28\% V_{CC}(\text{Min.})$
- Output Drive Capability ..... 15 LSTTL Loads For QA~QH  
10 LSTTL Loads For RCO
- Symmetrical Output Impedance ...  
 $|I_{OH}|=I_{OL}=6\text{mA}(\text{Min.})$  For QA~QH  
 $|I_{OH}|=I_{OL}=4\text{mA}(\text{Min.})$  For RCO
- Balanced Propagation Delays .....  $t_{PLH} \approx t_{PHL}$
- Wide Operating Voltage Range ...  $V_{CC}(\text{opr})=2\text{V}\sim 6\text{V}$
- Pin and Function Compatible with 74LS593

### IEC LOGIC SYMBOL



### PIN ASSIGNMENT

A/QA	1	20	V <sub>CC</sub>
B/QB	2	19	G
C/QC	3	18	$\bar{G}$
D/QD	4	17	RCKEN
E/QE	5	16	RCK
F/QF	6	15	CCKEN
G/QG	7	14	CCKEN
H/QH	8	13	CCK
CLOAD	9	12	CCLR
GND	10	11	RCO


(TOP VIEW)

### APPLICATION NOTES

- 1) Do not apply a signal to any bus terminal when it is in the out put mode. Damage may result.
- 2) All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors or bus terminator IC's such as the TOSHIBA TC40117BP.

TC74HC593AP/AF-1

# TIMING CHART



TC74HC593AP/AF-2

644

# TRUTH TABLE


		INPUT								FUNCTION
G	$\bar{G}$	RCKEN	RCK	CLOAD	CCLR	CCKEN	CCKEN	CCKEN	CCK	
L	X	X	X	X	X	X	X	X	X	THE I/O TERMINALS ARE IN THE HIGH INPEDANCE. THE DATA INPUTS ARE ENABLE.
X	H	X	X	X	X	X	X	X	X	THE I/O TERMINALS OUTPUT COUNTER DATA.
H	L	X	X	X	X	X	X	X	X	THE DATA OF A THRU H INPUTS IS STORED INTO REGISTER
X	X	L	$\downarrow$	X	X	X	X	X	X	REGISTER STATE IS NOT CHANGED.
X	X	H	$\downarrow$	X	X	X	X	X	X	REGISTER DATA IS LOADED INTO COUNTER.
X	X	X	X	L	H	X	X	X	X	COUNTER CLEAR.
X	X	X	X	H	H	H	H	X	$\downarrow$	COUNTER ADVANCES THE COUNT.
X	X	X	X	H	H	X	L	$\downarrow$	$\downarrow$	NO COUNT
X	X	X	X	H	H	X	L	$\downarrow$	$\downarrow$	
X	X	X	X	H	H	L	H	$\downarrow$	$\downarrow$	

X: Don't care

$$RCO = QA' \cdot QB' \cdot QC' \cdot QD' \cdot QE' \cdot QF' \cdot QG' \cdot QH'$$

(QA'-QH': Internal outputs of the counter)


## BLOCK DIAGRAM



TC74HC593AP/AF-3

645

# SYSTEM DIAGRAM



TC74HC593AP/AF-4

646

# ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	$V_{CC}$	$-0.5 \sim 7$	V
DC Input Voltage	$V_{IN}$	$-0.5 \sim V_{CC}+0.5$	V
DC Output Voltage	$V_{OUT}$	$-0.5 \sim V_{CC}+0.5$	V
Input Diode Current	$I_{IK}$	$\pm 20$	mA
Output Diode Current	$I_{OK}$	$\pm 20$	mA
DC Output Current (RCO) ( $Q_A \sim Q_H$ )	$I_{\alpha T}$	$\pm 25$ $\pm 35$	mA
DC $V_{CC}$ /Ground Current	$I_{CC}$	$\pm 75$	mA
Power Dissipation	$P_D$	500(DIP)•/180(SOIC)	mW
Storage Temperature	$T_{stg}$	$-65 \sim 150$	°C
Lead Temperature 10sec	$T_L$	300	°C

\*500mW in the range of  $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$ . From  $T_a = 65^\circ\text{C}$  to  $85^\circ\text{C}$  a derating factor of  $-10\text{mW}/^\circ\text{C}$  shall be applied until 300mW.

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	$V_{CC}$	$2 \sim 6$	V
Input Voltage	$V_{IN}$	$0 \sim V_{CC}$	V
Output Voltage	$V_{OUT}$	$0 \sim V_{CC}$	V
Operating Temperature	$T_{opr}$	$-40 \sim 85$	°C
Input Rise and Fall Time	$t_r, t_f$	$0 \sim 1000 (V_{CC}=2.0\text{V})$ $0 \sim 500 (V_{CC}=4.5\text{V})$ $0 \sim 400 (V_{CC}=6.0\text{V})$	ns

# DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		Ta=25°C			Ta=-40 ~85°C		UNIT	
				V <sub>CC</sub>	MIN.	TYP.	MAX.	MIN.		MAX.
High-Level Input Voltage	V <sub>IH</sub>			2.0 4.5 6.0	1.5 3.15 4.2	— — —	— — —	1.5 3.15 4.2	— — —	V
Low-Level Input Voltage	V <sub>IL</sub>			2.0 4.5 6.0	— — —	— — —	0.5 1.35 1.8	— — —	0.5 1.35 1.8	V
High-Level Output Voltage	V <sub>OH</sub>	V <sub>IN</sub> = V <sub>IH</sub> orV <sub>IL</sub>	I <sub>OH</sub> =-20 μA	2.0	1.9	2.0	—	1.9	—	V
				4.5	4.4	4.5	—	4.4	—	
				6.0	5.9	6.0	—	5.9	—	
		$\overline{\text{RCO}}$	I <sub>OH</sub> =-4 mA	4.5	4.18	4.31	—	4.13	—	
			I <sub>OH</sub> =-5.2mA	6.0	5.68	5.80	—	5.63	—	
			Q <sub>A</sub> ~Q <sub>H</sub>	I <sub>OH</sub> =-6 mA	4.5	4.18	4.31	—	4.31	
I <sub>OH</sub> =-7.8mA	6.0	5.68		5.80	—	5.63	—			
Low-Level Output Voltage	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> orV <sub>IL</sub>		I <sub>OL</sub> =20 μA	2.0	—	0.0	0.1	—	0.1
			4.5		—	0.0	0.1	—	0.1	
			6.0		—	0.0	0.1	—	0.1	
		$\overline{\text{RCO}}$	I <sub>OL</sub> =4 mA	4.5	—	0.17	0.26	—	0.33	
			I <sub>OL</sub> =5.2mA	6.0	—	0.18	0.26	—	0.33	
			Q <sub>A</sub> ~Q <sub>H</sub>	I <sub>OL</sub> =6 mA	4.5	—	0.17	0.26	—	0.33
I <sub>OL</sub> =7.8mA	6.0	—		0.18	0.26	—	0.33			
3-State Output Off-State Current	I <sub>OZ</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> V <sub>OUT</sub> = V <sub>CC</sub> or GND		6.0	—	—	±0.5	—	±5.0	μA
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0	—	—	±0.1	—	±1.0		
Quiescent Supply Current	I <sub>CC</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0	—	—	4.0	—	40.0		

TC74HC593AP/AF-5

# **TIMING REQUIREMENTS**(Input $t_r=t_f=6ns$ )

PARAMETER	SYMBOL	TEST CONDITION	Ta=25°C		Ta=-40 ~85°C		UNIT
			V <sub>CC</sub>	TYP.	LIMIT	LIMIT	
Minimum Pulse Width (CCK, RCK)	$t_{W(L)}$ $t_{W(H)}$		2.0	-	75	95	ns
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Pulse Width (CCLR)	$t_{W(L)}$		2.0	-	100	125	
			4.5	-	20	25	
			6.0	-	17	21	
Minimum Pulse Width (CLOAD)	$t_{W(L)}$		2.0	-	100	125	
			4.5	-	20	25	
			6.0	-	17	21	
Minimum Set-up Time (RCKEN-RCK)	$t_s$		2.0	-	100	125	
			4.5	-	20	25	
			6.0	-	17	21	
Minimum Set-up Time (CCKEN, CCKEN-CCK)	$t_s$		2.0	-	75	95	
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Set-up Time (RCK-CLOAD)	$t_s$		2.0	-	150	190	
			4.5	-	30	38	
			6.0	-	25	32	
Minimum Set-up Time (A~H-RCK)	$t_s$		2.0	-	75	95	
			4.5	-	15	19	
			6.0	-	13	16	
Minimum Hold Time	$t_h$		2.0	-	0	0	
			4.5	-	0	0	
			6.0	-	0	0	
Minimum Hold Time (CCKEN, CCKEN-CCK)	$t_h$		2.0	-	5	5	
			4.5	-	5	5	
			6.0	-	5	5	
Minimum Removal Time (CCLR)	$t_{rem}$		2.0	-	50	60	
			4.5	-	10	12	
			6.0	-	9	11	
Minimum Removal Time (CLOAD)	$t_{rem}$		2.0	-	75	95	
			4.5	-	15	19	
			6.0	-	13	16	
Clock Frequency	$f$		2.0	-	4.4	3.6	MHz
			4.5	-	22	18	
			6.0	-	26	21	

## **AC ELECTRICAL CHARACTERISTICS**(C<sub>L</sub>=15pF, V<sub>CC</sub>=5V, Ta=25°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time (RCO)	$t_{TLH}$ $t_{THL}$		—	4	8	ns
Propagation Delay Time (CCK-RCO)	$t_{PLH}$ $t_{PHL}$		—	25	40	
Propagation Delay Time (RDK-RCO)	$t_{PLH}$ $t_{PHL}$		—	35	53	
Propagation Delay Time (CCLR-RCO)	$t_{PLH}$		—	27	43	
Propagation Delay Time (CLOAD-RCO)	$t_{PLH}$ $t_{PHL}$		—	29	43	
Maximum Clock Frequency	$f_{MAX}$		24	80	—	

TC74HC593AP/AF-6

648

# AC ELECTRICAL CHARACTERISTICS(Input $t_r=t_f=6ns$ )

PARAMETER	SYMBOL	TEST CONDITION	CL	V <sub>CC</sub>	T <sub>a</sub> =25°C			T <sub>a</sub> =-40 ~85°C		UNIT
					MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time (RCO)	$t_{TLH}$ $t_{THL}$		50	2.0	—	25	60	—	75	ns
				4.5	—	7	12	—	15	
				6.0	—	6	10	—	13	
Output Transition Time (QA~QH)	$t_{TLH}$ $t_{THL}$		50	2.0	—	30	75	—	95	
				4.5	—	8	15	—	19	
				6.0	—	7	13	—	16	
Propagation Delay Time (CCK-QA~QH)	$t_{PLH}$ $t_{PHL}$		50	2.0	—	93	225	—	280	
				4.5	—	30	45	—	56	
				6.0	—	23	38	—	48	
			150	2.0	—	106	265	—	330	
				4.5	—	35	53	—	66	
				6.0	—	27	45	—	56	
Propagation Delay Time (CCLR-QA~QH)	$t_{PLH}$ $t_{PHL}$		50	2.0	—	89	225	—	280	
				4.5	—	28	45	—	56	
				6.0	—	22	38	—	48	
			150	2.0	—	104	265	—	330	
				4.5	—	33	53	—	66	
				6.0	—	26	45	—	56	
Propagation Delay Time (CLOAD-QA~QH)	$t_{PHL}$		50	2.0	—	100	225	—	280	
				4.5	—	30	45	—	56	
				6.0	—	24	38	—	48	
			150	2.0	—	113	265	—	330	
				4.5	—	35	53	—	66	
				6.0	—	28	45	—	56	
Propagation Delay Time (CCK-RCO)	$t_{PLH}$ $t_{PHL}$		50	2.0	—	95	225	—	280	
				4.5	—	29	45	—	56	
				6.0	—	23	38	—	48	
Propagation Delay Time (RCK-RCO)	$t_{PLH}$ $t_{PHL}$		50	2.0	—	150	300	—	375	
				4.5	—	40	60	—	75	
				6.0	—	31	51	—	64	
Propagation Delay Time (CCLR-RCO)	$t_{PLH}$		50	2.0	—	110	250	—	315	
				4.5	—	32	50	—	63	
				6.0	—	24	43	—	54	
Propagation Delay Time (CLOAD-RCO)	$t_{PLH}$ $t_{PHL}$		50	2.0	—	120	250	—	315	
				4.5	—	36	50	—	63	
				6.0	—	26	43	—	54	
Output Enable time	$t_{pZL}$ $t_{pZH}$	$R_L = 1\text{ k}\Omega$	50	2.0	—	58	150	—	190	
				4.5	—	18	30	—	38	
				6.0	—	14	26	—	32	
			150	2.0	—	71	190	—	240	
				4.5	—	23	38	—	48	
				6.0	—	18	32	—	41	
Output Disable time	$t_{pLZ}$ $t_{pHZ}$	$R_L = 1\text{ k}\Omega$	50	2.0	—	51	150	—	190	
				4.5	—	21	30	—	38	
				6.0	—	18	26	—	32	
Maximum Clock Frequency	$f_{MAX}$		50	2.0	4.4	17	—	3.6	—	MHz
				4.5	22	64	—	18	—	
				6.0	26	84	—	21	—	
Input Capacitance	$C_{IN}$				—	5	10	—	10	pF
Output Capacitance	$C_{OUT}$				—	13	—	—	—	
Power Dissipation Capacitance	$C_{PD(1)}$				—	59	—	—	—	

Note(1)  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC60} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC}$$

TC74HC593AP/AF-7