













TPS659110, TPS659112, TPS659113 TPS659114, TPS659118, TPS6591133

SWCS049Q -JUNE 2010-REVISED MARCH 2016

TPS65911x Integrated Power Management Unit Top Specification

1 Device Overview

1.1 Features

The Purpose of the TPS65911x Device is to Provide the Following Resources:

- Embedded Power Controller (EPC) With EEPROM Programmability
- Two Efficient Step-Down DC-DC Converters for Processor Cores (VDD1, VDD2)
- One Efficient Step-Down DC-DC Converter for I/O Power (VIO)
- One Controller for External FETs (VDDCtrl)
- Dynamic Voltage Scaling (DVS) for Processor Cores
- Eight LDO Voltage Regulators and One RTC LDO (Supply for Internal RTC)
- One High-Speed I²C Interface for General-Purpose Control Commands (CTL-I²C)
- Two Independent Enable Signals for Controlling Power Resources (EN1, EN2)
 - Alternatively, the EN1 and EN2 Pins can be Used as a High-Speed I²C Interface Dedicated for Voltage Scaling for VDD1 and VDD2
- Thermal Shutdown Protection and Hot-Die Detection
- · A Real-Time Clock (RTC) Resource With:
 - Oscillator for 32.768-kHz Crystal or 32-kHz Built-in RC Oscillator
 - Date, Time, and Calendar
 - Alarm Capability

1.2 Applications

Portable and Hand-Held Systems

- Nine Configurable GPIOs With Multiplexed Feature Support:
 - Four can be Used as Enable for External Resources, Included in Power-Up Sequence and Controlled by State Machine
 - As GPI, GPIOs Support Logic-Level Detection and can Generate Maskable Interrupt for Wakeup
 - Two of the GPIOs Have 10-mA Current Sink Capability for Driving LEDs
 - DC-DC Converters Switching Synchronization Through an External 3-MHz Clock
- Two Reset Inputs:
 - Cold Reset (HDRST)
 - Power Initialization Reset (PWRDN) for Thermal Reset Input
- 32-kHz Clock and Reset (NRESPWRON) for System and an Additional Output for Reset Signal
- Watchdog
- Two ON and OFF LED Pulse Generators and One PWM Generator
- Two Comparators for System Control, Connected to VCCS Pin
- A JTAG and Boundary Scan (Not Accessible in Functional Mode [Test Purpose])

1.3 Description

The TPS65911x device is an integrated power management IC (PMIC) available in a 98-pin 0.65-mm pitch BGA package. The TPS65911x device is dedicated to applications powered by one Li-lon or Li-lon polymer battery cell, 3-series Ni-MH cells, or a 5-V input, and applications that require multiple power rails. The device provides three step-down converters, one controller for external FETs to support high current rail, eight LDOs, and the device is designed to be a flexible PMIC for supporting different processors and applications.

Two of the step-down converters provide power for dual processor cores and support dynamic voltage scaling by a dedicated I²C interface for optimum power savings. The third converter provides power for the I/Os and memory in the system.

The device includes eight general-purpose LDOs that provide a wide range of voltage and current capabilities. Five of the LDOs support 1.0 to 3.3 V with a 100-mV step and three (LDO1, LDO2, LDO4) support 1.0 to 3.3 V with a 50-mV step. All LDOs are fully controllable by the I²C interface.

In addition to the power resources, the device contains an EPC to manage the power sequencing requirements of systems and an RTC. Power sequencing is programmable by EEPROM.





Table 1-1. Device Information⁽¹⁾


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS659110 ⁽²⁾⁽³⁾		
TPS659112 ⁽²⁾		
TPS659113 ⁽²⁾⁽³⁾	BCA (00)	0.00
TPS6591133 ⁽²⁾⁽³⁾	BGA (98)	9.00 mm × 6.00 mm
TPS659114 ⁽²⁾⁽³⁾		
TPS659118 ⁽²⁾⁽³⁾		

- For more information, see Section 9, Mechanical, Packaging, and Orderable Information. For various part numbers, contact your TI representative.
- Refer to the corresponding user's guide for the complete EEPROM setting before ordering.



1.4 Functional Block Diagram

Figure 1-1 shows the top-level diagram of the device.



Copyright © 2016, Texas Instruments Incorporated

Figure 1-1. Top-Level Functional Block Diagram

^{*} For details on supported levels, see Section 5.16, Section 5.17, and Table 6-1.



Table of Contents

1	Devi	ce Overview <u>1</u>		5.20	LDO3 and LDO4	. 30
	1.1	Features <u>1</u>		5.21	LDO5	. 32
	1.2	Applications <u>1</u>		5.22	LDO6, LDO7, and LDO8	. 33
	1.3	Description		5.23	Timing and Switching Characteristics	. 36
	1.4	Functional Block Diagram 3	6	Deta	illed Description	. <u>43</u>
2	Revi	sion History <u>5</u>		6.1	Power Reference	<u>43</u>
3	Devi	ce Comparison <u>6</u>		6.2	Power Resources	. <u>43</u>
	3.1	Device Comparison Table 6		6.3	Embedded Power Controller (EPC)	. 44
4	Pin (Configuration and Functions 7		6.4	PWM and LED Generators	<u>. 54</u>
5	Spec	cifications <u>11</u>		6.5	Dynamic Voltage Frequency Scaling and Adaptive	
	5.1	Absolute Maximum Ratings 11			Voltage Scaling Operation	
	5.2	ESD Ratings 11		6.6	32-kHz RTC Clock	• <u>54</u>
	5.3	Recommended Operating Conditions		6.7	Real Time Clock (RTC)	· <u>55</u>
	5.4	Thermal Information 12		6.8	Backup Battery Management	• <u>58</u>
	5.5	External Component Recommendation		6.9	Backup Registers	_
	5.6	I/O Pullup and Pulldown Characteristics		6.10	I ² C Interface	<u> 58</u>
	5.7	Digital I/O Voltage Electrical Characteristics 15		6.11	Thermal Monitoring and Shutdown	
	5.8	I ² C Interface and Control Signals		6.12	Interrupts	<u>60</u>
	5.9	Power Consumption		6.13	Functional Registers	
	5.10	Power References and Thresholds 18	7	Appl	lications, Implementation, and Layout	<u>105</u>
	5.11	Thermal Monitoring and Shutdown 19		7.1	Package Description	105
	5.12	32-kHz RTC Clock		7.2	PCB Layout	
	5.13	Backup Battery Charger 20	8	Devi	ce and Documentation Support	
	5.14	VRTC LDO 20		8.1	Related Links	<u>107</u>
	5.15	VIO SMPS21		8.2	Trademarks	107
	5.16	VDD1 SMPS 22		8.3	Electrostatic Discharge Caution	107
	5.17	VDD2 SMPS		8.4	Glossary	<u>107</u>
	5.18	VDDCtrl SMPS		8.5	Detailed Revision History	108
	5.19	LDO1 and LDO2	9		hanical, Packaging, and Orderable	111



2 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

This data sheet revision history highlights the technical changes made to the SWCS049 device-specific data sheet. For a more detailed list of revision notes, see Section 8.5.

Chan	ges from Revision P (August 2015) to Revision Q	Page
•	Added TPS659118 device Deleted TPS659116 device Deleted "Ordering" column from Device Comparison table Corrected wording in Thermal Metric column of Section 5.4 and added table note 1 Added disclaimer note to Applications, Implementation, and Layout section	<u>1</u> <u>6</u> <u>12</u>
Chan	ges from Revision O (March 2015) to Revision P	Page
•	Added TPS659114A2ZRCR device	<u>1</u>
Chan	ges from Revision N (November 2014) to Revision O	Page
•	Corrected orderable part number for TPS65911062 in Section 3.1	
Chan	ges from Revision M (May 2014) to Revision N	Page
•	Added TPS6591133 device Changed data sheet to TI standard format.	<u>1</u>



3 Device Comparison

3.1 Device Comparison Table

PART NUMBER	MEMORY SUPPORT (DDR3 or DDR2)	PROCESSORS
TPS659110 ⁽¹⁾⁽²⁾	DDR2	NVIDIA T30
1F30391101/1/	DDR3	NVIDIA T30
TPS659112 ⁽¹⁾	N/A	DM8168, DM8167, C6A8168, C6A8167, AM3894, AM3892
TPS659113 ⁽¹⁾⁽²⁾	N/A	DM8148, DM8147, DM8146, C6A8148, C6A8147, C6A8143, AM3874, AM3872, AM3871
TPS6591133 ⁽¹⁾⁽²⁾	N/A	DM8148, DM8147, DM8146, C6A8148, C6A8147, C6A8143, AM3874, AM3872, AM3871
TPS659114 ⁽¹⁾⁽²⁾	DDR3	Freescale i.MX6
TPS659118 ⁽¹⁾⁽²⁾	DDR3L	66AK2G02

⁽¹⁾ Refer to the corresponding user's guide for the complete EEPROM setting before ordering.

⁽²⁾ For various part numbers, contact your TI representative.



4 Pin Configuration and Functions




Figure 4-1. Ball Assignment - Top View






Figure 4-2. Ball Assignment - Bottom View



Table 4-1. Pin Functions

NAME	BGA PIN	SUPPLIES	TYPE	1/0	DESCRIPTION	PU / PD
AGND	D6, E5, E6, F5, G4, H5, H6, J3, J4, J6, K3	AGND	Power	I/O	Analog ground	No
AGND2	M8, N8	AGND	Power	I/O	Analog ground	No
BOOT1	J5	VRTC, DGND	Digital	I	Power-up sequence selection	No
CLK32KOUT	F4	VDDIO, DGND	Digital	0	32-kHz clock output	PD disable in ACTIVE or SLEEP state
DGND	A1, B1, B2	DGND	Power	I/O	Digital ground	No
DRVH	А3	VBST, GNDC	Analog	0	VDDCtrl, High-side FET driver output	
DRVL	A6	V5IN, GNDC	Analog	0	VDDCtrl, FET driver output	
EN	D5	VCC7, GNDC	Analog	I	Internal functional pin, leave floating	
EN1	M7	VDDIO, DGND	Digital	I/O	Enable for supplies or voltage scaling dedicated I ² C clock	External PU
EN2	M6	VDDIO, DGND	Digital	I/O	Enable for supplies or voltage scaling dedicated I ² C data	External PU
GNDC	A7, A8	GNDC	Power	I/O	VDDCtrl, Controller ground	
GNDIO	J7, J8	VCCIO, GNDIO	Power	I/O	VIO DCDC Power ground	No
GND1	C1, C2, D3	VCC1, GND1	Power	I/O	VDD1 DCDC Power ground	No
GND2	J1, J2	VCC2, GND2	Power	I/O	VDD2 DCDC Power ground	No
GPIO0	L5	VCC7, DGND	Digital	I/O	GPIO, push-pull or OD as output	OD: external PU
GPIO1	F6	VRTC, DGND	Digital	I/O, OD	GPIO or LED1 output	OD: External PU
GPIO2	L2	VRTC, DGND	Digital	I/O, OD	GPIO or DCDC clock synchronization	OD: External PU
GPIO3	B7	VRTC, DGND	Digital	I/O, OD	GPIO or LED2 output	OD: External PU
GPIO4	H7	VRTC, DGND	Digital	I/O, OD	GPIO	OD: External PU
GPIO5	G6	VRTC, DGND	Digital	I/O, OD	GPIO	OD: external PU
GPIO6	G3	VRTC, DGND	Digital	I/O; OD	GPIO	OD: External PU
GPIO7	L4	VRTC, DGND	Digital	I/O, OD	GPIO	OD: External PU
GPIO8	K5	VRTC, DGND	Digital	I/O, OD	GPIO	OD: External PU
HDRST	L6	VRTC, DGND	Digital	1	Cold reset	PD
INT1	L3	VDDIO, DGND	Digital	0	Interrupt flag	No
LDO1	N6	VCC6, REFGND	Power	0	LDO Regulator output	No
LDO2	N4	VCC6, REFGND	Power	0	LDO Regulator output	No
LDO3	E7	VCC5, REFGND	Power	0	LDO Regulator output	PD 5 µA
LDO4	C8	VCC5, REFGND	Power	0	LDO Regulator output	PD 5 µA
LDO5	K1	VCC4, REFGND	Power	0	LDO Regulator output	PD 5 µA
LDO6	M2	VCC3, REFGND	Power	0	LDO Regulator output	PD 5 µA
LDO7	M3	VCC3, REFGND	Power	0	LDO Regulator output	PD 5 µA
LDO8	M1	VCC3, REFGND	Power	0	LDO Regulator output	PD 5 µA
NRESPWRON	H4	VDDIO, DGND	Digital	0	Power off reset	PD active during device OFF state
NRESPWRON2	C7	VRTC, DGND	Digital	O, OD	Second NRESPWRON output	PD active during device OFF state. External pullup in ACTIVE state.
OSC32KIN	F8	VRTC, REFGND	Analog	1	32-kHz crystal oscillator	No
OSC32KOUT	F7	VRTC, REFGND	Analog	ı	32-kHz crystal oscillator	No



Table 4-1. Pin Functions (continued)

NAME	BGA PIN	SUPPLIES	TYPE	I/O	DESCRIPTION	PU / PD
PGOOD	C4	VCC7, GNDC	Analog	O, OD	VDDCtrl, internal signal, leave floating (controller trimming only)	
PWRDN	N2	VRTC, DGND	Analog	I	Reset input (for example, thermal reset)	
PWRHOLD	N1	VRTC, DGND	Digital	I	Switch-on, switch off control signal or GPI	Programmable PD (default active)
PWRON	E4	VCC7, DGND	Digital	I	External switch-on control (ON button)	Programmable PU (default active)
REFGND	G7	REFGND	Analog	I/O	Reference ground	No
SCL_SCK	M4	VDDIO, DGND	Digital	I/O	I ² C bidirectional clock signal or serial peripheral interface clock input (multiplexed)	External PU
SDA_SDI	M5	VDDIO, DGND	Digital	I/O	I ² C bidirectional data signal or serial peripheral interface data input (multiplexed)	External PU
SLEEP	F1	VDDIO, DGND	Digital	I	ACTIVE-SLEEP state transition control signal	Programmable PD (default active)
SW	A4	VBST, GNDC	Analog	I	VDDCtrl, Switch node	
SWIO	K7, K8	VCCIO, GNDIO	Power	0	VIO DCDC switched output	No
SW1	D1, D2, E2	VCC1, GND1	Power	0	VDD1 DCDC switched output	No
SW2	H1, H2	VCC2, GND2	Power	0	VDD2 DCDC switched output	No
TESTV	B8	VCC7, AGND	Analog	0	Analog test output (DFT)	No
TRAN	C6	VCC7, GNDC	Analog	I	Internal functional pin, leave floating (controller trimming only)	
TRIP	В3	V5IN, GNDC	Analog	I	VDDCtrl, OCL detection threshold pin	
VBACKUP	D7	VBACKUP, AGND	Power	I	Backup battery input	No
VBST	A2	VBST, GNDC	Analog	I	VDDCtrl, supply for high-side FET driver	
VCCIO	L7, L8	VCCIO, GNDIO	Power	I	VIO DCDC power Input	No
VCCS	E8	VCC7, DGND	Analog	I/O	Input for two comparators	
VCC1	E1, F2, F3	VCC1, GND1	Power	I	VDD1 DCDC power Input	No
VCC2	G1, G2	VCC2, GND2	Power	I	VDD2 DCDC power Input	No
VCC3	N3	VCC3, AGND2	Power	I	LDO6, LDO7, LDO8 power Input	No
VCC4	L1	VCC4, AGND2	Power	I	LDO5 power Input	No
VCC5	D8	VCC5, AGND	Power	I	LDO3, LDO4 power Input	No
VCC6	N5	VCC6, AGND2	Power	I	LDO1, LDO2 power Input	No
VCC7	В6	VCC7, REFGND	Power	I	VRTC power input and analog references supply	No
VDDIO	N7	VDDIO, DGND	Power	I	Digital los supply	No
VFB	C5	VOUT, GNDC	Analog	I	VDDCtrl, slew rate control capacitance	
VFBIO	H8	VCC7, DGND	Analog	I	VIO feedback voltage	PD 5 μA
VFB1	D4	VCC7, DGND	Analog	I	VDD1 feedback voltage	PD 5 µA
VFB2	K2	VCC7, DGND	Analog	I	VDD2 DCDC feedback voltage	PD 5 µA
VOUT	B4	VOUT, GNDC	Analog	I	VDDCtrl, Feedback input	
VREF	G8	VCC7, REFGND	Analog	0	Band-gap voltage	No
VRTC	B5	VCC7, REFGND	Power	0	LDO Regulator output	PD 5 µA
V5IN	A5	V5IN, GNDC	Power	I	VDDCtrl, 5-V input	



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VCC1, VCC2, VCCIO, VCC3, VCC4, VCC5, VCC7, VBACKUP, V5IN, TRIP	-0.3	7	
VCC1, VCC2, VCCIO, VCC3, VCC4, VCC5, VCC7, VBACKUP,	3.6			
	VCC1, VCC2, VCCIO, VCC3, VCC4, VCC5, VCC7, VBACKUP, V5IN, TRIP			
Voltage range on				
		V		
VCC1, VCC2, VCCIO, VCC3, VCC4, VCC5, VCC7, VBACKUP, V5IN, TRIP VCC6	7	ı		
	-0.3	VRTCMAX + 0.3		
		-0.3	VDDIOMAX + 0.3	
	PWRON	O		
	PWRHOLD, GPIO0	-0.3	0.3 7 0.3 3.6 0.3 3.6 0.3 3.6 0.3 3.7 0.3 3.6 0.3 7 0.3 3.6 0.3 7 0.3 3.6 0.3 7 0.3 7 0.3 VRTCMAX + 0.3 0.3 VDDIOMAX + 0.3 0.3 7 0.3	
	GPIO1, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7, GPIO8 ⁽²⁾	-0.3	7	
	HDRST	-0.3	7	
	NRESPWRON2 ⁽²⁾	-0.3	7	V
Dalis	V5IN, TRIP -0.3 3.6 VCC6 -0.3 3.6 VDDIO -0.3 3.6 VBST -0.3 37 SW -5 30 SW1, SW2, SWIO -0.3 7 VFB1, VFB2, VFBIO -0.3 3.6 VOUT, VFB -0.3 7 OSC32KIN, OSC32KOUT, BOOT1 -0.3 VRTCMAX + 0.3 SDA_SDI, SCL_SCK, EN2, EN1, SLEEP, INT1, CLK32KOUT, NRESPWRON -0.3 VDDIOMAX + 0.3 PWRON -0.3 7 GPIO1, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7, GPIO8 ⁽²⁾ -0.3 7 HDRST -0.3 7 NRESPWRON2 ⁽²⁾ -0.3 7 PWRDN ⁽³⁾ -0.3 7 PWRDN ⁽³⁾ -0.3 7 VCCS -0.3 7 n all other terminals than power resources -5.0 5.0 mperature -45 150			
	vccs	-0.3	7	
Peak output current	on all other terminals than power resources	-5.0	5.0	mA
Functional junction	temperature	-45	150	°C
Storage temperatur	e, T _{sta}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

				VALUE	UNIT
V	V Electrostatio dischere	Human body model (HBM), per ANSI/ESDA/JEDEC JS001 (1)		±2000	\/
V _{ESD}	Electrostatic discharge	Charged device model (CDM), per JESD22-C101 (2)	All pins	±500	V

⁽¹⁾ JEDEC document JEP155 statues that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ I/O supplied from VRTC, but can be driven from VCC7 or to VCC7 voltage level.

⁽³⁾ Input supplied from VRTC, but can be driven from VCC7 voltage level.

⁽²⁾ JEDEC document JEP155 statues that 250-V HBM allows safe manufacturing with a standard ESD control process.



5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

-	-	MIN	NOM	MAX	UNIT	
	VCC1, VCC2, VCCIO, VCC5, VCC7, VCCS, VCC4, VBACKUP	2.7	3.8	5.5		
	VCC3	1.7	3.8	5.5		
	VDDIO	1.65	1.8/3.3	3.45		
	VCC6	1.4	3.3	3.6		
	V5IN	4.5		6.5		
Input voltage range on pins or balls	VBST	-0.1		3.45	V	
on pins or bails	SW (<30% of repetitive period)	-1		28		
	TRIP, VFB	-0.1		6.5		
	PWRON	0	3.8	5.5		
	SDA_SDI, SCL_SCK, EN2, EN1, SLEEP, INT1, CLK32KOUT	1.65	VDDIO	3.45		
	PWRHOLD, HDRST	1.65	VRTC	5.5		
Input voltage range	GPIO0, GPIO1, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7, GPIO8, PWRDN	1.65	VRTC	5.5	V	
on balls	VCCS	0		5.5		
Ambient temperature		-40	27	85		
Junction temperature, T _J		-40	27	125	°C	
Lead temperature (so	oldering, 10 s)		260			

⁽¹⁾ VCC7 should be connected to highest supply that is connected to device VCCx pin. Exception: VCC4, VCC5, and V5IN inputs can be higher than VCC7. VCCS can be higher than VCC7 if VMBBUF_BYPASS = 0 (buffer is enabled).

5.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	ZRC (BGA)	UNIT ⁽²⁾
	THERMAL METRIC	98 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	18	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	16	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	12	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics, SPRA953.
- (2) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [R_{OJC}] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:
 - JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions Natural Convection (Still Air)
 - JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
 - JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements

Power dissipation of 2 W and an ambient temperature of 70°C is assumed.



5.5 External Component Recommendation

For crystal oscillator components, see Section 5.12.

If RTC domain is expected to be maintained after shutdown, VCC7 must have enough capacitance to ensure that when supply is switched off, voltage does not fall at a rate faster than 10 mV/ms. This ensures that RTC domain data is maintained.

PARAMETER	s not fall at a rate faster than 10 mV/ms. The	MIN	NOM	MAX	UNIT
	TEST CONDITIONS	IVIIIN	NOW	IVIAA	UNIT
POWER REFERENCES	0		400		
VREF filtering capacitor C _{O(VREF)}	Connected from VREF to REFGND		100		nF
VDD1 SMPS	I				
Input capacitor C _{I(VCC1)}	X5R or X7R dielectric		10		μF
Output filter capacitor C _{O(VDD1)}	X5R or X7R dielectric	4	10	12	μF
C _O filter capacitor ESR	f = 3 MHz		10	300	mΩ
Inductor L _{O(VDD1)}			2.2		μH
L _O inductor DC resistor DCR _L				125	mΩ
VDD2 SMPS					
Input capacitor C _{I(VCC2)}	X5R or X7R dielectric		10		μF
Output filter capacitor C _{O(VDD2)}	X5R or X7R dielectric	4	10	12	μF
C _O filter capacitor ESR	f = 3 MHz		10	300	mΩ
Inductor L _{O(VDD2)}			2.2		μΗ
L _O inductor DC resistor DCR _L				125	$m\Omega$
VIO SMPS					
Input capacitor C _{I(VCCIO)}	X5R or X7R dielectric		10		μF
Output filter capacitor C _{O(VIO)}	X5R or X7R dielectric	4	10	12	μF
C _O filter capacitor ESR	f = 3 MHz		10	300	mΩ
Inductor L _{O(VIO)}			2.2		μH
L _O inductor DC resistor DCR _L				125	mΩ
VDDCtrl SMPS		1			
Input capacitor C _{VIN}			4 × 10		μF
High-side drive boost capacitor C _{boost}			0.1		μF
Input capacitor for V5IN supply C _{V5IN}			1		μF
Output filter capacitor C _{O(VDDCtrl)}			330		μF
C _O filter capacitor ESR			9	15	mΩ
Inductor L _{O(VDDCtrl)}			2.7		μH
L _O Inductor DC resistor DCR _L			20		mΩ
R _{trip}			40		kΩ
C ₁			330		pF
FET FDMC7660					·
LDO1				I	
Input capacitor C _{I(VCC6)}	X5R or X7R dielectric		4.7		μF
Output filtering capacitor C _{O(LDO1)}		0.8	2.2	2.64	μF
C _O filtering capacitor ESR		0		500	mΩ
LDO2	1	L			
Output filtering capacitor C _{O(LDO2)}		0.8	2.2	2.64	μF
C _O filtering capacitor ESR		0		500	mΩ
LDO3		1			
Input capacitor C _{I(VCC5)}	X5R or X7R dielectric		4.7		μF
Output filtering capacitor C _{O(LDO3)}		0.8	2.2	2.64	μF
C _O filtering capacitor ESR		0.0		500	mΩ
LD04	1			300	11122
Output filtering capacitor C _{O(LDO4)}		0.8	2.2	2.64	μF
C _O filtering capacitor ESR		0.8	۷.۷	500	
00 intering capacitor ESK		U		500	mΩ



External Component Recommendation (continued)

For crystal oscillator components, see Section 5.12.

If RTC domain is expected to be maintained after shutdown, VCC7 must have enough capacitance to ensure that when supply is switched off, voltage does not fall at a rate faster than 10 mV/ms. This ensures that RTC domain data is maintained.

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
LDO5					
Input capacitor C _{I(VCC4)}	X5R or X7R dielectric		4.7		μF
Output filtering capacitor C _{O(LDO5)}		0.8	2.2	2.64	μF
C _O filtering capacitor ESR		0		500	mΩ
LDO6					
Input capacitor C _{I(VCC3)}	X5R or X7R dielectric		4.7		μF
Output filtering capacitor C _{O(LDO6)}		0.8	2.2	2.64	μF
C _O filtering capacitor ESR		0		500	$m\Omega$
LDO7				·	
Output filtering capacitor C _{O(LDO7)}		0.8	2.2	2.64	μF
C _O filtering capacitor ESR		0		500	$m\Omega$
LDO8					
Output filtering capacitor C _{O(LDO8)}		0.8	2.2	2.64	μF
C _O filtering capacitor ESR		0		500	mΩ
VRTC LDO					
Input capacitor C _{I(VCC7)}	X5R or X7R dielectric		4.7		μF
Output filtering capacitor C _{O(VRTC)}		0.8	2.2	2.64	μF
C _O filtering capacitor ESR		0		500	$m\Omega$
BACKUP BATTERY					
Backup battery capacitor C _{BB}		5	10	2000	mF
Series resistors	5 to 15 mF	10		1500	Ω

5.6 I/O Pullup and Pulldown Characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SDA_SDI, SCL_SCK, SDASR_EN2, SCLSR_EN1 external pullup resistor	Connected to VDDIO		1.2		kΩ
SDA_SDI, SCL_SCK, SDASR_EN2, SCLSR_EN1 Programmable pullup (DFT, default inactive)	Grounded, VDDIO = 1.8 V	-45%	8	45%	kΩ
SLEEP, PWRHOLD, programmable pulldown (default active)	at 1.8 V, VRTC = 1.8 V	2	4.5	10	μΑ
NRESPWRON, NRESPWRON2 pulldown	at 1.8 V, VCC7 = 5.5 V, OFF state	2	4.5	10	μΑ
32KCLKOUT pulldown (disabled in ACTIVE-SLEEP state)	at 1.8 V, VRTC = 1.8 V, OFF state	2	4.5	10	μΑ
PWRON programmable pullup (default active)	Grounded, VCC7 = 5.5 V	-40	-31	-15	μΑ
GPIO0-8 programmable pulldown (default active except GPIO0)	at 1.8 V, VRTC = 1.8 V, OFF state	2	4.5	10	μΑ
GPIO0-8 external pullup resistor	Connected to VDDIO	-20%	120	20%	kΩ
HDRST programmable pulldown (default active)	at 1.8 V, VRTC = 1.8 V	2	4.5	10	μΑ

⁽¹⁾ The internal pullups on the CTL-I²C and SR-I²C balls are used for test purposes or when the SR-I²C interface is not used. Discrete pullups to the VIO supply must be mounted on the board in order to use the I²C interfaces. The internal I²C pullups must not be used for functional applications.



5.7 Digital I/O Voltage Electrical Characteristics

PARAMET	ER	MIN	TYP MAX	UNIT
RELATED I/Os: PWRON				
Low-level input voltage V _{IL}			0.3 × VBAT	V
High-level input voltage V _{IH}		0.7 × VBAT		V
RELATED I/Os: PWRHOLD, GPIO0-8, PV	/RDN			
Low-level input voltage V _{IL}			0.45	V
High-level input voltage V _{IH}		1.3	VBAT	V
RELATED I/Os: BOOT1		•		
Low level input - Impedance between BOC	T1 and GND		10	kΩ
High level input – Impedance between BO0	OT1 and VRTC		10	kΩ
HiZ level input - Impedance between BOO	T1 and GND	500		kΩ
RELATED I/Os: SLEEP				
Low-level input voltage V _{IL}			0.35 x VDDIO	V
High-level input voltage V _{IH}		0.65 × VDDIO		V
RELATED I/Os: HDRST				
Low-level input voltage V _{IL}			0.35 × VRTC	V
High-level input voltage V _{IH}		0.65 × VRTC		V
RELATED I/Os: NRESPWRON, INT1, 32k	CLKOUT			
Law law Law Law Law Law Law Market	$I_{OL} = 100 \mu A$		0.2	V
Low-level output voltage V _{OL}	I _{OL} = 2 mA		0.45	V
High level code white as V	I _{OH} = 100 μA	VDDIO – 0.2		
High-level output voltage V _{OH}	I _{OH} = 2 mA	VDDIO - 0.45		V
RELATED I/Os: GPIO0 (PUSH-PULL MOI	DE)			
Level and and and and A	$I_{OL} = 100 \mu A$		0.2	
Low-level output voltage V _{OL}	I _{OL} = 2 mA		0.45	V
LP-de lacratication to the say V	I _{OH} = 100 μA	VCC7 - 0.2		
High-level output voltage V _{OH}	I _{OH} = 2 mA	VCC7 - 0.45		V
RELATED OPEN-DRAIN I/Os: GPIO0, GF	104, GPI05, GPI06, GPI08, N	RESPWRON2		
Law law Law Law Law Law Law Market	$I_{OL} = 100 \mu A$		0.2	V
Low-level output voltage V _{OL}	$I_{OL} = 2 \text{ mA}$		0.45	V
RELATED OPEN-DRAIN I/Os: GPIO2, GF	107			
Low level output voltage V	$I_{OL} = 100 \mu A$		0.2	V
Low-level output voltage V _{OL}	$I_{OL} = 1.9 \text{ mA}$		0.45	V
RELATED OPEN-DRAIN I/Os: GPIO1, GF	103			
Low lovel output volte as V	I _{OL} = 100 μA		0.2	V
Low-level output voltage V _{OL}	$I_{OL} = 2 \text{ mA}$		0.4	V
I ² C-SPECIFIC RELATED I/Os: SCL, SDA,	EN1, EN2			
Low-level input voltage V _{IL}		-0.5	0.3 × VDDIO	V
High-level input voltage V _{IH}		0.7 × VDDIO		V
Hysteresis		0.1 × VDDIO		V
Low-level output voltage V _{OL} at 3 mA (sink	current), VDDIO = 1.8 V		0.2 × VDDIO	V
Low-level output voltage V _{OL} at 3 mA (sink	current), VDDIO = 3.3 V		0.4 × VDDIO	V



5.8 I²C Interface and Control Signals

NO.	PARAMETER	TEST CONDITIONS ⁽¹⁾ (2)	MIN	TYP	UNIT
		INT1 rise and fall times, C _L = 5 to 35 pF	5	10	ns
		NRESPWRON rise and fall times, $C_L = 5$ to 35 pF	5	10	ns
LAVE I	HIGH-SPEED MODE				
		SCL/EN1 and SDA/EN2 rise and fall time, C _L = 10 to 100 pF	10	80	ns
		Data rate		3.4	Mbps
13	t _{su(SDA-SCLH)}	Setup time, SDA valid to SCL high	10		ns
14	t _{h(SCLL-SDA)}	Hold time, SDA valid from SCL low	0	70	ns
17	t _{su(SCLH-SDAL)}	Setup time, SCL high to SDA low	160		ns
18	t _{h(SDAL-SCLL)}	Hold time, SCL low from SDA low	160		ns
19	t _{su(SDAH-SCLH)}	Setup time, SDA high to SCL high	160		ns
SLAVE F	AST MODE				
		SCL/EN1 and SDA/EN2 rise and fall time, C _L = 10 to 400 pF	20 + 0.1 × C _L	250	ns
		Data rate		400	Kbps
13	t _{su(SDA-SCLH)}	Setup time, SDA valid to SCL high	100		ns
14	t _{h(SCLL-SDA)}	Hold time, SDA valid from SCL low	0	0.9	μs
17	t _{su(SCLH-SDAL)}	Setup time, SCL high to SDA low	0.6		μs
18	t _{h(SDAL-SCLL)}	Hold time, SCL low from SDA low	0.6		μs
19	t _{su(SDAH-SCLH)}	Setup time, SDA high to SCL high	0.6		μs
SLAVE S	STANDARD MODE				
		SCL/EN1 and SDA/EN2 rise and fall time, C _L = 10 to 400 pF		250	ns
		Data rate		100	Kbps
13	t _{su(SDA-SCLH)}	Setup time, SDA valid to SCL high	250		ns
14	t _{h(SCLL-SDA)}	Hold time, SDA valid from SCL low	0		μs
17	t _{su(SCLH-SDAL)}	Setup time, SCL high to SDA low	4.7		μs
18	t _{h(SDAL-SCLL)}	Hold time, SCL low from SDA low	4		μs
19	t _{su(SDAH-SCLH)}	Setup time, SDA high to SCL high	4		μs
		SWITCHING CHARACTERISTICS		•	
SLAVE H	HIGH-SPEED MODE				
l1	t _{w(SCLL)}	Pulse duration, SCL low	160		ns
12	t _{w(SCLH)}	Pulse duration, SCL high	60		ns
SLAVE F	FAST MODE				
l1	$t_{w(SCLL)}$	Pulse duration, SCL low	1.3		μs
12	t _{w(SCLH)}	Pulse duration, SCL high	0.6		μs
SLAVE S	STANDARD MODE				
l1	$t_{w(SCLL)}$	Pulse duration, SCL low	4.7		μs
12	t _{w(SCLH)}	Pulse duration, SCL high	4		μs

⁽¹⁾ The input timing requirements are given by considering a rising or falling time of 80 ns in high–speed mode (3.4 Mbps), 300 ns in fast–speed mode (400 kbps), 1000 ns in standard mode (100 kbps)

⁽²⁾ SDA is SDA_SDI or EN2 signal, SCL is SCL_SCK or EN1 signal



5.9 Power Consumption

over operating free-air temperature range (unless otherwise noted)

All current consumption measurements are relative to the FULL chip, all VCC inputs set to VBAT voltage, COMP2 is off.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Device BACKUP	CK32K clock and RTC digital	VBAT = 2.4 V, VBACKUP = 0 V,		13	18	
state	running (RTC_PWDN = 0)	VBAT = 0 V, VBACKUP = 3.2 V, V5IN = 0 V		7	10	μA
		VBAT = 3.8 V		13	18	
		VBAT = 5 V		17	23	
Device OFF state	CK32K clock running, V5IN = 0	VBAT = 3.8 V, RTC digital running (RTC_PWDN = 0)		16	22	μΑ
		VBAT = 3.8 V, digital running (RTC_PWDN = 0), backup battery charger on, VBACKUP = 3.2 V		26	32	
	VBAT = 3.8 V,	3 DCDCs on, 5 LDOs and VRTC on, no load		292		
	CK32K clock running:	3 DCDCs on, 3 LDOs and VRTC on, no load		279		
Device SLEEP state	VBAT = 3.8 V, CK32K clock and RTC digital running (RTC_PWDN = 0):	3 DCDCs on, 5 LDOs and VRTC on, no load		295		μΑ
	Additional current from V5IN =	5 V, if VDDCtrl is on, no load		320	500	
		3 DCDCs on, 5 LDOs and VRTC on, no load		1.2		
	VBAT = 3.8 V, CK32K clock	3 DCDCs on, 3 LDOs and VRTC on, no load		1.05		
Device ACTIVE state	running:	3 DCDCs on PWM mode (VDD1_PSKIP = VDD2_PSKIP = VIO_PSKIP = 0), 5 LDOs and VRTC on, no load		23.6		mA
	Additional current from V5IN =	5 V, if VDDCtrl is on, no load		0.32	0.5	



5.10 Power References and Thresholds

PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT	
Output reference voltage (VREF terminal)	Device in active or low-power mode		-1%	0.85	1%	V	
		VMBCH_SEL = 11000 to 11111		3.5			
		VMBCH_SEL = 10111		3.45			
	Measured on VCCS						
Main battery charged hreshold VMBCH	terminal	VMBCH_SEL = 01110	-2%	3	2%	V	
programmable)	Triggering monitored					V	
	through NRESPRWON	VMBCH_SEL = 00101		2.55			
		VMBCH_SEL = 00001 to 00100		2.5			
		VMBCH_SEL = 00000		bypassed			
Main battery charged nysteresis threshold VMBDCH	Measured on VCCS termina	al		VMBCH – 100 mV		V	
		VMBDCH2_SEL = 11000 to 11111		3.5			
		VMBDCH2_SEL = 10111		3.45			
Main battery discharged threshold VMBDCH2 (programmable)	Measured on VCC7 terminal (MTL)	VMBDCH2_SEL = 01110	-2%	3	2%		
	Triggering monitored					V	
programmazio,	through INT1	VMBDCH2_SEL = 00101		2.55			
		VMBDCH2_SEL = 00001 to 00100		2.5			
		VMBDCH2_SEL = 00000		bypassed			
Main battery discharged nysteresis threshold /MBCH2	Measured on VCCS termina	al		VMBDCH2 - 100 mV		V	
Main battery low threshold VMBLO	measured on VCC7 termina NRESPWRON)	al (monitored on terminal	2.5	2.6	2.7	V	
(MB comparator)	MTL		2.4	2.5	2.6		
Main battery high threshold	VBACKUP = 0 V, Measured (MB comparator)	d on terminal VCC7	2.6	2.75	3	V	
√MBHI	VBACKUP = 3.2 V, Measur (trigger monitored though V	red on terminal VCC7 CCS Idd, UPR comparator)	2.5	2.55	3	v	
Main battery not present hreshold VBNPR	Measured on terminal VCC (Triggering monitored on te		1.9	2.1	2.2	V	
		Device in OFF state		8			
Ground current (analog references + comparators + backup battery switch)		Device in ACTIVE or SLEEP state		15			
	V _{CCx} = VBAT = 3.8 V except VCC6 = 3.6 V	COMP2 consumption when enabled		5		μΑ	
		Buffer consumption if COMP1 or COMP2 is active and buffer enabled		8			



5.11 Thermal Monitoring and Shutdown

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	THERM_HDSEL[1:0] = 00		117		
Hot-die temperature rising threshold	THERM_HDSEL[1:0] = 01		121		°C
	THERM_HDSEL[1:0] = 10	113	125	136	
	THERM_HDSEL[1:0] = 11		130		
Hot-die temperature hysteresis			10		°C
Thermal shutdown temperature rising threshold		136	148	160	°C
Thermal shutdown temperature hysteresis			10		°C
Ground current	Device in ACTIVE state, Temp = 27°C, VCC7 = 3.8 V		6		μΑ

5.12 32-kHz RTC Clock

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CLK32KOUT rise and fall time	C _L = 35 pF			10	ns
BYPASS CLOCK (OSC32KIN: INPUT, OS	C32KOUT FLOATING)				
Input bypass clock frequency	OSCKIN input		32		kHz
Input bypass clock duty cycle	OSCKIN input	40%		60%	
Input bypass clock rise and fall time	10%-90%, OSC32KIN input		10	20	ns
CLK32KOUT duty cycle	Logic output signal	40%		60%	
Bypass clock setup time	32KCLKOUT output			1	ms
Ground current	Bypass mode			1.5	μΑ
CRYSTAL OSCILLATOR (CONNECTED I	FROM OSC32KIN TO OSC32KOUT)				
Crystal frequency	at specified load capacitor value		32.768		kHz
Crystal tolerance	at 27°C	-20	0	20	ppm
Frequency temperature coefficient	Oscillator contribution (not including crystal variation)	-0.5		0.5	ppm/°C
Secondary temperature coefficient		-0.04	-0.035	-0.03	ppm/°C2
Voltage coefficient		-2		2	ppm/V
Max crystal series resistor	At fundamental frequency			90	kΩ
Crystal load capacitor	According to crystal data sheet	6		12.5	pF
Load crystal oscillator Coscin, Coscout	Parallel mode including parasitic PCB capacitor	12		25	pF
Quality factor		8000		80000	
Oscillator start-up time	On power on			2	s
Ground current			1.5		μA
RC OSCILLATOR (OSC32KIN: GROUND	ED, OSC32KOUT FLOATING)			,	
Output frequency	CK32KOUT output		32		kHz
Output frequency accuracy	at 25°C	-15%	0%	15%	
Cycle jitter (RMS)	Oscillator contribution			10%	
Output duty cycle		40%	50%	60%	
Settling time				150	μs
Ground current	Active at fundamental frequency		4		μA



5.13 Backup Battery Charger

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Backup battery charging current	VBACKUP = 0 to 2.8 V, BBCHEN = 1	350	650	900	μA
	VCC5 = 3.6 V, $I_{VBACKUP} = -10 \mu A$, BBSEL = 10	-3%	3.15	3%	
	VCC5 = 3.6 V, $I_{VBACKUP} = -10 \mu A$, BBSEL = 00	-3%	3	3%	
End-of-charge backup battery voltage	VCC5 = 3.6 V, $I_{VBACKUP} = -10 \mu A$, BBSEL = 01	-3%	2.52	3%	V
Vollage	VCC5 = 3.6 V, $I_{VBACKUP} = -10 \mu A$, BBSEL = 11	VBAT – 0.3 V		VBAT	
	VCC5 = 3.0 V, $I_{VBACKUP} = -10 \mu A$, BBSEL = 10	VBAT – 0.2 V		VBAT	
Ground current	On mode		10		μA

5.14 VRTC LDO

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
land valence // ()/CC7)	On mode		2.5		5.5	V
Input voltage V _{IN} (VCC7)	Backup mode		1.9		3	V
DC output voltage V	On mode, 3.0 V $<$ V _{IN} $<$ 5.5 V		1.78	1.83	1.88	V
DC output voltage V _{OUT}	Backup mode, 2.3 V ≤ V _{IN} ≤ 2.6 V	ckup mode, $2.3 \text{ V} \le \text{V}_{\text{IN}} \le 2.6 \text{ V}$		1.78	1.84	V
Poted output ourrent I	On mode	mode				mA
Rated output current I _{OUTmax}	Backup mode		0.1			MA
DC load regulation	On mode, $I_{OUT} = I_{OUTmax}$ to 0				100	mV
DC load regulation	Backup mode, I _{OUT} = I _{OUTmax} to 0				100	IIIV
DC line regulation	On mode, $V_{IN} = 3.0 \text{ V}$ to V_{INmax} at $I_{OUT} = I_{OUTmax}$				2.5	mV
DC line regulation	Backup mode, V_{IN} = 2.3 V to 5.5 V at I_{OUT} =			100	IIIV	
Transient load regulation	On mode, $V_{IN} = V_{INmin} + 0.2 \text{ V to } V_{INmax}$ $I_{OUT} = I_{OUTmax} / 2 \text{ to } I_{OUTmax} \text{ in 5 } \mu \text{s}$ and $I_{OUT} = I_{OUTmax} \text{ to } I_{OUTmax} / 2 \text{ in 5 } \mu \text{s}$				50 ⁽¹⁾	mV
Transient line regulation	On mode, $V_{IN} = V_{INmin} + 0.5 \text{ V to } V_{INmin} \text{ in } 30 \text{ and } V_{IN} = V_{INmin} \text{ to } V_{INmin} + 0.5 \text{ V in } 30 \text{ µs, } I_{C}$	μs _{UT} = I _{OUTmax} / 2			25 ⁽¹⁾	mV
Turnon time	I_{OUT} = 0, V_{IN} rising from 0 up to 3.6 V, at V_{OU}	$_{T}$ = 0.1 V up to		2.2		ms
	$V_{IN} = V_{INDC} + 100 \text{ mV}_{pp} \text{ tone},$ $V_{INDC+} = V_{INmin} + 0.1 \text{ V to } V_{INmax}$	f = 217 Hz		55		
Ripple rejection	$V_{INDC+} = V_{INmin} + 0.1 \text{ V to } V_{INmax}$ at $I_{OUT} = I_{OUTmax} / 2$	f = 50 kHz		35		dB
Ground current	Device in ACTIVE state Device in BACKUP or OFF state			23		пΔ
Ground current				3		μA

⁽¹⁾ These parameters are not tested. They are used for design specification only.



5.15 VIO SMPS

PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
Input voltage (VCCIO and	V _{OUT} = 1.5 V, 1.8 V, or 2.5 V		2.7		5.5	V
VCC7) V _{IN}	V _{OUT} = 3.3 V		V_{OUT}		5.5	V
		VSEL= 00	-3%	1.5	3%	
	PWM mode (VIO_PSKIP = 0)	VSEL = 01	-3%	1.8	3%	
DC output voltage (V _{OUT})	or pulse skip mode $I_{OUT} = 0$ to I_{MAX}	VSEL = 10	-3%	2.5	3%	V
	NW OX	VSEL = 11	-3%	3.3	3%	
	Power down			0		
		VIO output voltage = 1.5 V	1300			
D. I	MAAN/[4 0]	VIO output voltage = 1.8 V	1200			
Rated output current I _{OUTmax}	ILMAX[1:0] =11	VIO output voltage = 2.2 V	1100			mA
		VIO output voltage = 3.3 V	1100			
P-channel MOSFET	$V_{IN} = V_{INmin}$			300		
On-resistance R _{DS(ON)_PMOS}	V _{IN} = 3.8 V			250	400	mΩ
P-channel leakage current I _{LK PMOS}	V _{IN} = V _{INMAX} , SWIO = 0 V				2	μΑ
N-channel MOSFET	$V_{IN} = V_{MIN}$			300		
On-resistance R _{DS(ON)_NMOS}	V _{IN} = 3.8 V			250	400	mΩ
N-channel leakage current I _{LK_NMOS}	$V_{IN} = V_{INmax}$, SWIO = V_{INmax}				2	μΑ
2.000		ILMAX[1:0] = 00	650			
PMOS current limit (high-side)	Source current load,	ILMAX[1:0] = 01	1200			mA
, , ,	$V_{IN} = V_{INmin}$ to V_{INmax}	ILMAX[1:0] = 10	1700			
		ILMAX[1:0] = 00	650			
	Source current load	ILMAX[1:0] = 01	1200			
	$V_{IN} = V_{INmin}$ to V_{INmax}	ILMAX[1:0] = 10	1700			
NMOS current limit (low-side)		ILMAX[1:0] = 00	800			mA
	Sink current load	ILMAX[1:0] = 01	1200			
	$V_{IN} = V_{INmin}$ to V_{INmax}	ILMAX[1:0] = 10	1700			
DC load regulation	On mode, I _{OUT} = 0 to I _{OUTmax}	IEWWW[1.0] = 10	1700		20	mV
-	On mode, $V_{IN} = V_{INmin}$ to V_{INmax}				20	111.4
DC line regulation	at I _{OUT} = I _{OUTmax}				20	mV
Transient load regulation	V_{IN} = 3.8 V, V_{OUT} = 1.8 V I_{OUT} = 0 to 500 mA, maximum s I_{OUT} = 700 to 1200 mA, maximum	lew = 100 mA/µs m slew = 100 mA/µs			50	mV
Turnon time, t _{on} , off to on	I _{OUT} = 200 mA			350		μs
Overshoot	SMPS turned on			3%		
Power-save mode ripple voltage	PFM (Pulse skip mode) mode, I	OUT = 1 mA		0.025 × V _{OUT}		V_{PP}
Switching frequency			2.7	3	3.3	MHz
Duty cycle					100%	
Minimum on time T _{ON(MIN)}	P-channel MOSFET			35		ns
Discharge resistor for power- down sequence R _{DIS}				30	50	Ω
VFBIO internal resistance			0.5	1		ΜΩ
	Off				1	
	PWM mode, I _{OUT} = 0 mA, V _{IN} =	3.8 V, VIO_PSKIP = 0		7500		
Ground current (I _Q)	PFM (pulse skipping) mode, no			250		μΑ
	Low-power (pulse skipping) mod	G-				
	no switching ST[1:0] = 11	•		63		



VIO SMPS (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
	PWM mode, DCR _L < 50 m Ω , V _{OUT} = 1.8 V, V _{IN} = 3.6 V:	I _{OUT} = 10 mA		40%		
		I _{OUT} = 100 mA		83%		
		I _{OUT} = 400 mA		85%		
Conversion officiency		I _{OUT} = 800 mA		80%		
Conversion efficiency		I _{OUT} = 1200 mA		75%		
		I _{OUT} = 1 mA		68%		
	PFM mode, DCR _L < 50 m Ω , V _{OUT} = 1.8 V, V _{IN} = 3.6 V:	I _{OUT} = 10 mA		80%		
		I _{OUT} = 400 mA		85%		

5.16 VDD1 SMPS

PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage (VCC1 and	V _{OUT} ≤ 2.7 V		2.7		5.5	V
VCC7) V _{IN}	V _{OUT} > 2.7 V		V _{OUT}		5.5	V
		max programmable voltage, SEL[6:0] = 1001011		1.5		
	VGAIN SEL = 00,	SEL[6:0] = 0110011	-3%	1.2	3%	
DC output voltage (V _{OUT})	I _{OUT} = 0 to I _{OUTmax}	min programmable voltage, SEL[6:0] = 0000011		0.6		V
		SEL[6:0] = 000000: power down		0		
	VGAIN_SEL = 10, SEL = 0	0101011 = 43, I _{OUT} = 0 to I _{OUTmax}	-3%	2.2	3%	
	VGAIN_SEL = 11, SEL = 0101011 = 43, I _{OUT} = 0 to I _{OUTmax}		-3%	3.3	3%	
DC output maximum voltage maximum value				3.3		٧
DC output voltage programmable step (V _{OUTSTEP})	VGAIN_SEL = 00, 72 steps	/GAIN_SEL = 00, 72 steps		12.5		mV
	VDD1 output voltage = (0.6	6 to 2.2 V)	1500			
Rated output current I _{OUTmax}	VDD1 output voltage = 3.2 V		1200			mA
Nated output current lou max	VDD1 output voltage = (1.2 V _{INmin} = 3 V	2 V, 1.35 V, 1.5 V)	2000			IIIA
P-channel MOSFET	$V_{IN} = V_{INmin}$			300		mΩ
On-resistance R _{DS(ON)_PMOS}	V _{IN} = 3.8 V			250	400	11122
P-channel leakage current I _{LK_PMOS}	$V_{IN} = V_{INmax}$, SW1 = 0 V				2	μΑ
N-channel MOSFET	$V_{IN} = V_{MIN}$			300		mΩ
On-resistance R _{DS(ON)_NMOS}	V _{IN} = 3.8 V			250	400	11122
N-channel leakage current I _{LK_NMOS}	V _{IN} = V _{INmax} , SW1 = V _{INmax}	x			2	μΑ
PMOS current limit (high-side)	$V_{IN} = V_{INmin}$ to V_{INmax}		1800			mA
NMOS current limit (low-side)	$V_{IN} = V_{INmin}$ to V_{INmax} , sour	ce current load	1800			mA
Tavios carron min (low-side)	V _{IN} = V _{INmin} to V _{INmax} , sink current load		1800			111/4



VDD1 SMPS (continued)

PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT	
	On mode, $V_{IN} = V_{INmin}$ to V_{INmax} at $I_{OUT} = 1500$ mA VDD1 output voltage = (0.6 to 1.8	5 V)			20		
DC load regulation		35 V, 1.5 V)			30	mV	
	On mode, $V_{IN} = V_{INmin}$ to V_{INmax} at $I_{OUT} = 1500$ mA VDD1 output voltage = 2.2 V				30		
	On mode, $V_{IN} = V_{INmin}$ to V_{INmax} at $I_{OUT} = 1200$ mA VDD1 output voltage = 3.2 V				30		
	On mode, $V_{IN} = V_{INmin}$ to V_{INmax} at $I_{OUT} = 1500$ mA VDD1 output voltage = (0.6 to 1.8	5 V)		350 12.5 7.5 2.5 3% 0.025 × V _{OUT}			
DC line regulation		35 V, 1.5 V)			30	mV	
· ·	On mode, V _{IN} = V _{INmin} to V _{INmax} at I _{OUT} = 1500 mA VDD1 output voltage = 2.2 V				30		
	On mode, $V_{IN} = V_{INmin}$ to V_{INmax} at $I_{OUT} = 1200$ mA VDD1 output voltage = 3.2 V			30 30 50			
Transient load regulation	$\begin{split} &V_{\text{IN}} = 3.8 \text{ V}, V_{\text{OUT}} = 1.2 \text{ V} \\ &I_{\text{OUT}} = 0 \text{ to } 500 \text{ mA} \text{ , Maximum s} \\ &I_{\text{OUT}} = 700 \text{ mA to } 1.2 \text{ A} \text{ , Maximum s} \end{split}$				50	mV	
Turnon time (ton) off to on	I _{OUT} = 200 mA			350		μs	
		TSTEP[2:0] = 001		12.5			
Output voltage transition rate	From V _{OUT} = 0.6 V to 1.5 V and V _{OUT} = 1.5 V to 0.6 V I _{OUT} = 500 mA	TSTEP[2:0] = 011 (default)		30 30 30 30 30 30 30 30 30 30 30 50 350 12.5 7.5 2.5 3% 0.025 × V _{OUT} 3 3.3 100% 35 30 50		mV/µs	
	000 1111	TSTEP[2:0] = 111					
Overshoot	SMPS turned on			3%			
Power-save mode ripple voltage	PFM (pulse skip mode), I _{OUT} = 1	mA	0.02	25 × V _{OUT}		V_{PP}	
Switching frequency			2.7	3	3.3	MHz	
Duty cycle					100%		
Minimum on time t _{ON(MIN)} P-channel MOSFET				35		ns	
Discharge resistor for power-down sequence R _{DIS}				30	50	Ω	
VFB1 internal resistance			0.5	1		ΜΩ	
	Off				1		
	PWM mode, I _{OUT} = 0 mA, V _{IN} = 3	3.8 V, VDD1_PSKIP = 0		7500			
Ground current (I _Q)	Pulse skipping mode, no switchir	ng		78		μΑ	
	Low-power (pulse skipping) mode ST[1:0] = 11	e, no switching		63			



VDD1 SMPS (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
	PWM mode, DCR _L < 0.1 Ω , V _{OUT} = 1.2 V, V _{IN} = 3.6 V:	I _{OUT} = 10 mA		35%		
Conversion efficiency PFI		I _{OUT} = 100 mA		78%		
		I _{OUT} = 400 mA		80%		
		I _{OUT} = 800 mA		74%		
		I _{OUT} = 1500 mA		62%		
		I _{OUT} = 1 mA		59%		
	$v_{OUT} = 1.2 \text{ v}, \text{ v}_{IN} = 3.6 \text{ v}.$	I _{OUT} = 10 mA		70%		
		I _{OUT} = 400 mA		80%		

5.17 VDD2 SMPS

PARAMETER	TEST (CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage (VCC2 and	V _{OUT} ≤ 2.7 V		2.7		5.5	V
VCC7) V _{IN}	V _{OUT} > 2.7 V		V _{OUT}		5.5	V
		max programmable voltage, SEL[6:0] = 1001011		1.5		
		SEL[6:0] = 0110011	-3%	1.2	3%	
	VGAIN SEL = 00.	min programmable voltage, SEL[6:0] = 0000011		0.6		
DC output voltage (V _{OUT})	$I_{OUT} = 0$ to I_{OUTmax}	SEL[6:0] = 000000: power down		0		V
		VGAIN_SEL = 10, SEL = 0101011 = 43	-3%	2.2	3%	
		VGAIN_SEL = 11, SEL=0101011 = 43	-3%	3.3	3%	
DC output maximum voltage maximum value				3.3		V
DC output voltage programmable step (V _{OUTSTEP})	VGAIN_SEL = 00, 72 steps			12.5		mV
	VDD2 output voltage = (0.6	SEL=0101011 = 43 3.3 steps = (0.6 to 1.5 V) = 2.2 V = 3.2 V 1200 300 250 400				
Rated output current I _{OUTmax}	VDD2 output voltage = 2.2 V		1200			mA
OOTmax	VDD2 output voltage = 3.2 \	/	1200		5.5 .5 .2 .3% .6 .6 .0 .2 .3% .3 .3 .3 .5 .5 .5 .6 .7 .7 .7 .7 .7 .7 .7 .7 .7 .7 .7 .7 .7	
P-channel MOSFET	$V_{IN} = V_{INmin}$			300		mΩ
On-resistance R _{DS(ON)_PMOS}	V _{IN} = 3.8 V			250	400	mΩ
P-channel leakage current I _{LK_PMOS}	$V_{IN} = V_{INmax}$, SW2 = 0 V				2	μΑ
N-channel MOSFET	$V_{IN} = V_{MIN}$			300		mΩ
On-resistance R _{DS(ON)_NMOS}	V _{IN} = 3.8 V			250	400	mΩ
N-channel leakage current I _{LK_NMOS}	$V_{IN} = V_{INmax}$, SW2 = V_{INmax}				2	μΑ
PMOS current limit (high-side)	$V_{IN} = V_{INmin}$ to V_{INmax} , source	e current load	1800			mA
NMOS current limit (low-	$V_{IN} = V_{INmin}$ to V_{INmax} , source	e current load	1800			mA
side)	$V_{IN} = V_{INmin}$ to V_{INmax} , sink of	current load	1800			шА
DC load regulation	On mode, $V_{IN} = V_{INmin}$ to V_{II} VDD2 output voltage = (0.6	_{Nmax} at I _{OUT} = 1500 mA to 1.5V)			20	mV
DO IOAU TEGUIATION	On mode, $V_{IN} = V_{INmin}$ to V_{II} VDD2 output voltage = (2.2	e = (0.6 to 1.5 V) e = 2.2 V e = 3.2 V = 0 V = V _{INmax} = V _{INmax} = x, source current load = x, source current load = x, sink current load = (0.6 to 1.5 V) = (0.6 to 1.5 V) = 1200 mA			30	IIIV



VDD2 SMPS (continued)

PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
DO l'accomplation	On mode, $V_{IN} = V_{INmin}$ to V_{INn} VDD2 output voltage = (0.6 to				20	>/
DC line regulation	On mode, $V_{IN} = V_{INmin}$ to V_{INn} VDD2 output voltage = (2.2 to				30	mV
Transient load regulation	$V_{IN} = 3.8 \text{ V}, V_{OUT} = 1.2 \text{ V}$ $I_{OUT} = 0 \text{ to } 500 \text{ mA}, \text{ Maximur}$ $I_{OUT} = 700 \text{ mA to } 1.2 \text{ A}, \text{ Max}$				50	mV
Turnon time (t _{on}) Off to on	I _{OUT} = 200 mA			350		μs
	From V _{OUT} = 0.6 V to 1.5 V	TSTEP[2:0] = 001		12.5		
Output voltage transition rate	and $V_{OUT} = 1.5 \text{ V to } 0.6 \text{ V}$	TSTEP[2:0] = 011 (default)		7.5		mV/μs
Tale	I _{OUT} = 500 mA	TSTEP[2:0] = 111		2.5		
Overshoot	SMPS turned on			3%		
Power-save mode ripple voltage	PFM (pulse skip mode), I _{OUT}	= 1 mA	0.0	25 × V _{OUT}		V_{PP}
Switching frequency			2.7	3	3.3	MHz
Duty cycle					100%	
Minimum On time P-Channel MOSFET				35		ns
Discharge resistor for power-down sequence R _{DIS}				30	50	Ω
VFB2 internal resistance			0.5	1		МΩ
	Off				1	
	PWM mode, I _{OUT} = 0 mA, V _{IN}	_I = 3.8 V, VDD2_PSKIP = 0		7500		
Ground current (I _Q)	PFM (pulse skipping) mode, no switching			78		μΑ
Ground current (I _Q)	Low-power (pulse skipping) mode, no switching ST[1:0] = 11			63		
		I _{OUT} = 10 mA		35%		
		I _{OUT} = 100 mA		78%		
	PWM mode, DCR _L < 50 m Ω ,	I _{OUT} = 400 mA		80%		
	$V_{OUT} = 1.2 \text{ V}, V_{IN} = 3.6 \text{ V}$:	I _{OUT} = 800 mA		74%		
		I _{OUT} = 1200 mA		66%	12.5 7.5 2.5 3% × V _{OUT} 3 3.3 100% 35 30 50 1 1 7500 78 63 35% 78% 80% 74% 66% 62% 59% 70% 80% 39% 85% 91% 90% 86% 80% 88%	
		I _{OUT} = 1500 mA		62%		
		I _{OUT} = 1 mA		59%		
	PFM mode, DCR _L < 50 m Ω , V _{OUT} = 1.2 V, V _{IN} = 3.6 V:	I _{OUT} = 10 mA		70%		
Conversion efficiency	VOUI = 1.2 v, v _{IN} = 3.0 v.	I _{OUT} = 400 mA		80%		
		I _{OUT} = 10 mA		39%		
		I _{OUT} = 100 mA		85%		
	PWM mode, DCR _L < 50 mΩ, $V_{OUT} = 3.3 \text{ V}, V_{IN} = 5 \text{ V}$:	I _{OUT} = 400 mA		91%		
	1001 - 0.0 v, vIN - 0 v.	I _{OUT} = 800 mA		90%		
		I _{OUT} = 1200 mA		86%		
		I _{OUT} = 1 mA		80%		
	PFM mode, DCR _L < 50 m Ω , V _{OUT} = 3.3 V, V _{IN} = 5 V:	I _{OUT} = 10 mA		82%		
	. OUI - 0.0 v, vIN - 0 v.	I _{OUT} = 400 mA		92%		



5.18 VDDCtrl SMPS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage for external FETs			3		25	V
	Input voltage V5IN			4.5		5.5	V
		0.45	SEL[6:0] = 1000011 to 11111111		1.4		
		I _{OUT} = 0 to I _{OUTmax} : maximum programmable					
		voltage	SEL[6:0] = 0110001		1.2		
V_{OUT}	DC output voltage						V
		I _{OUT} = 0 to I _{OUTmax} : minimum	SEL[6:0] = 0000001 to 0000011		0.6		
		programmable voltage	SEL[6:0] = 000000: power down		0		
V _{OUTSTEP}	DC output voltage programmable step				12.5		mV
t _{on}	Turnon time, off to on	From EN high to V _{out} = 95%			900		μs
	Output voltage transition rate	From $V_{OUT} = 0.6 \text{ V}$ to 1.4 V a $I_{OUT} = 500 \text{ mA}$	nd V _{OUT} = 1.4 V to 0.6 V		100 ⁽¹⁾		mV/20 μs
		I _{OUT} = 100 mA			10		
	Switching frequency	I _{OUT} = 1 A			100		kHz
	1	I _{OUT} = 5 A			340		
ΙQ	Ground current, off					1	μA
'Q	Ground current, no load				400	500	μπ
SUPPLY	CURRENT	T					
I _(V5IN)	V5IN supply current	/5IN current, T _A = 25°C, lo load (_(EN) = 5 V, (_(VOUT) = 0.63 V			320	500	μА
I _{SD(V5IN)}	V5IN shutdown current	V5IN current, $T_A = 25^{\circ}C$, No load, $V_{(EN)} = 0 \text{ V}$	V5IN current, $T_A = 25^{\circ}C$, No load,			1	μA
INTERNA	L REFERENCE VOLTAGE	(LIV)					
	Reference			0.5974	0.603	0.6086	V
	Mismatch of resistive divider	Specified by design. Not proc	duction tested.	(-0.0063 × VOUT + 0.0035)%	VOUT%	0.001 × VOUT – 0.0003%	
			V _{OUT} = 0.6 V		1.25		
		Specified by design. Not					
I _(VOUT)		production tested. $I_{(VOUT)} = 10^{-4} \times VOUT - 6 \times 10^{-4}$	V _{OUT} = 1 V		40		μA
•		10 ⁻⁵					
			V _{OUT} = 1.3875 V		78.75		
ОИТРИТ	DISCHARGE	•	•				
I _{Dischg}	Output discharge current from SW pin	V _(EN) = 0 V, V _(SW) = 0.5 V		5	13		mA
OUTPUT	DRIVERS						
R _(DRVH)	DRVH resistance	Source, $I_{(DRVH)} = -50 \text{ mA}$ Sink, $I_{(DRVH)} = 50 \text{ mA}$			1.5 0.7	3 1.8	
		, ,			1	2.2	Ω
R(DRVL)	DRVL resistance	Source, I _(DRVL) = -50 mA				+	
		Sink, I _(DRVL) = 50 mA		7	0.5	1.2	
t _D	Dead time	DRVH-off to DRVL-on DRVH-off to DRVL-on		10	17 22	30 35	ns
воот ѕт	RAP SWITCH						
V _(FBST)	Forward voltage	$V_{(V5IN-VBST)}$, $I_F = 10$ mA, $T_A =$	25°C		0.1	0.2	V
I _{lkg}	VBST leakage current	V _{(VBST}) = 34.5 V, V _(SW) = 28 \			0.01	1.5	μA

(1) $100 \text{ mV/} 20 \mu s$ reached with $50 \text{ mV/} 10 \mu s$ steps



VDDCtrl SMPS (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DUTY A	ND FREQUENCY CONTROL				'	
t _{OFF(min)}	Minimum off-time	T _A = 25°C	150	260	400	
t _{ON(min)}	Minimum on-time	V_{IN} = 28 V, V_{OUT} = 0.6 V, T_{A} = 25°C Specified by design. Not production tested.		86		ns
f_{SW}	Switching frequency	$T_A = 25$ °C	312	340	368	kHz
SOFTST	ART					
t _{ss}	Internal SS time	From $V_{(EN)}$ = high to V_{OUT} = 95%		0.9		ms
PROTEC	CTION: CURRENT SENSE					
	TRIP source current	$V_{(TRIP)} = 1 \text{ V}, T_A = 25^{\circ}\text{C}$	9	10	11	μΑ
$V_{(TRIP)}$	TRIP current temperature coefficient	On the basis of 25°C		4700		ppm/°C
$V_{(TRIP)}$	Current limit threshold setting range	V _(TRIP-GND) Voltage	0.2		3	V
		V _(TRIP) = 3 V	355	375	395	
V_{OCL}	Current limit threshold	V _(TRIP) = 1.6 V	185	200	215	mV
		V _(TRIP) = 0.2 V	17	25	33	
		$V_{(TRIP)} = 3 V$	-395	-375	-355	
V_{OCLN}	Negative current limit threshold	V _(TRIP) = 1.6 V	-215	-200	-185	mV
		$V_{(TRIP)} = 0.2 \text{ V}$	-33	-25	-17	
	Auto zero cross adjustable	Positive	3	15		mV
	range	Negative		– 15	-3	IIIV
UVLO						
	V5IN UVLO threshold	Wake up	4.2	4.38	4.5	V
	Voliv Oveo tilleshold	Shutdown	3.7	3.93 4.1		V
THERMA	AL SHUTDOWN					
T	Thermal shutdown threshold	Shutdown temperature Specified by design. Not production tested.		145		°C
T _{SDN}	memai shataown theshola	Hysteresis Specified by design. Not production tested.		10		



5.19 LDO1 and LDO2

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
	V _{OUT} (LDO1) = 1.05 V at 320 mA and V _{OUT} (LDO2) = 1.05 V at 160 mA		1.4		3.6		
	V_{OUT} (LDO1) = 1.2 V or 1.5 V at 100 mA and V_{OUT} (LDO2) = 1.2 V or 1.1 V or 1.0 V		1.7		3.6		
Input voltage (VCC6) V _{IN}	V_{OUT} (LDO1) = 1.5 V and V_{OUT} (LDO1, LDO2	2) = 1.8 V at 200 mA	2.1		3.6	V	
	V_{OUT} (LDO1) = 1.8 V and V_{OUT} (LDO2) = 1.8	V	2.7		3.6		
	V_{OUT} (LDO1) = 2.7 V		3.2		3.6		
	V_{OUT} (LDO1) = V_{OUT} (LDO2) = 3.3 V		3.5		3.6		
LDO1					·		
				1			
				1.05			
DC output voltage V _{OUT}	ON and Low-power mode, $V_{IN} = V_{INmin}$ to V_{IN}	_{lmax} (V _{INmax} 3.6 V)	-3%		3%	V	
				3.25			
				3.3			
Rated output current	On mode		320				
I _{OUTmax}	Low-power mode		1			mA	
Load current limitation (short-circuit protection)	on mode, $V_{OUT} = V_{OUTmin} - 100 \text{ mV}$		450	600	1000	mA	
Dropout voltage V _{DO}	ON mode, $V_{DO} = V_{IN} - V_{OUT}$, $V_{IN} = 1.4 \text{ V}$, $I_{OUT} = I_{OUTmax}$	mode, $V_{DO} = V_{IN} - V_{OUT}$,			350	mV	
DC load regulation	On mode, $I_{OUT} = I_{OUTmax}$ to 0				12	mV	
DC line regulation	On mode, $V_{IN} = V_{INmin}$ to V_{INmax} at $I_{OUT} = I_{OU}$	Tmax			4	mV	
Transient load regulation	ON mode, $V_{IN} = 1.5 \text{ V}$, $V_{OUT} = 1.05 \text{ V}$ $I_{OUT} = 0.1 \times I_{OUTmax}$ to $0.9 \times I_{OUTmax}$ in 5 µs and $I_{OUT} = 0.9 \times I_{OUTmax}$ to $0.1 \times I_{OUTmax}$ in 5			20	40	mV	
Transient line regulation	On mode, $V_{IN} = 2.7 + 0.5 \text{ V}$ to 2.7 in 30 µs, and $V_{IN} = 2.7$ to 2.7 + 0.5 V in 30 µs, $I_{OUT} = I_{OUT}$	OUTmax		5	10	mV	
Turnon time	V_{OUT} = (1 to 1.8 V), at I_{OUT} = 0 measured from V_{OUT} = 0.1 V up to 97% of V_{OUT}	DUT	30		150	110	
Turnori time	V_{OUT} = (1.9 to 3.3 V), at I_{OUT} = 0 measured from V_{OUT} = 0.1 V up to 97% of V_{OUT}	DUT	50		230	μs	
Turnon inrush current				300	600	mA	
		= 217 Hz		70			
Ripple rejection	$V_{\text{INDC+}} = 1.8 \text{ V},$ $I_{\text{OUT}} = I_{\text{OUTmax}} / 2$	= 20 kHz		40		dB	
LDO1 internal resistance	LDO off			600		Ω	
	On mode, I _{OUT} = 0			63	75		
Cround ourrant	On mode, I _{OUT} = I _{OUTmax}				2000	μΔ	
Ground current	Low-power mode			22	20	μA	
	Off mode (max 85°C)				2.7	.7	



LDO1 and LDO2 (continued)

PARAMETER	TEST COND	TIONS	MIN	TYP	MAX	UNIT
LDO2						
				1		
				1.05		
DC output voltage V _{OUT}	On and low-power mode, $V_{IN} = V_{INm}$ ($V_{INmax} = 3.6 \text{ V}$)	_{in} to V _{INmax}	-3%		3%	V
	(Timmax e.e T)			3.25		
				3.3		
Rated output current	On mode		320			mA
I _{OUTmax}	Low-power mode		1			IIIA
Load current limitation (short-circuit protection)	On mode, V _{OUT} = V _{OUTmin} – 100 mV	n mode, V _{OUT} = V _{OUTmin} – 100 mV		600	1000	mA
Dropout voltage V _{DO}	DN mode, $V_{DO} = V_{IN} - V_{OUT}$, $V_{IN} = 1.4 \text{ V}$, $I_{OUT} = I_{OUTmax}$				350	mV
DC load regulation	On mode, $I_{OUT} = I_{OUTmax}$ to 0				12	mV
DC line regulation	On mode, $V_{IN} = V_{INmin}$ to V_{INmax} at $I_{OUT} = I_{OUTmax}$				4	mV
Transient load regulation	ON mode, $V_{IN} = 1.5 \text{ V}$, $V_{OUT} = 1.05 \text{ V}$ $I_{OUT} = 0.1 \times I_{OUTmax}$ to $0.9 \times I_{OUTmax}$ in 5 μ s and $I_{OUT} = 0.9 \times I_{OUTmax}$ to $0.1 \times I_{OUTmax}$ in 5 μ s			20	40	mV
Transient line regulation	On mode, $V_{IN} = 2.7 + 0.5 \text{ V}$ to 2.7 in and $V_{IN} = 2.7$ to 2.7 + 0.5 V in 30 μ s	30 μs, , I _{OUT} = I _{OUTmax}		5	10	mV
Turn on time	V_{OUT} = (1 to 1.8 V), at I_{OUT} = 0 measured from V_{OUT} = 0.1 V up to 9	7% of V _{OUT}	30		150	
Turnon time	V_{OUT} = (1.9 to 3.3 V), at I_{OUT} = 0 measured from V_{OUT} = 0.1 V up to 9	7% of V _{OUT}	50		230	μs
Turnon inrush current				300	600	mA
	$V_{IN} = V_{INDC} + 100 \text{ mV}_{pp} \text{ tone},$	f = 217 Hz		70		
Ripple rejection	$V_{INDC+}=1.8 V,$ $I_{OUT}=I_{OUTmax}/2$	f = 20 kHz		40		dB
LDO2 internal resistance	LDO off			600		Ω
	On mode, $I_{OUT} = 0$			63	75	
Ground current	On mode, $I_{OUT} = I_{OUTmax}$				2000	μA
Ground Current	Low-power mode			22	20	μΛ.
	Off mode (maximum 85°C)				2.7	



5.20 LDO3 and LDO4

PARAMETER	TEST CONDITION	ONS	MIN	TYP	MAX	UNIT
	V_{OUT} (LDO3) = 1.8 V and V_{OUT} (LDO 1.0 V	O4) = 1.8 V or 1.1 V or	2.7		5.5	
Input voltage (VCC5) V _{IN}	V _{OUT} (LDO3) = 2.6 V and V _{OUT} (LDO	O4) = 2.5 V	3.0		5.5	V
	V _{OUT} (LDO3) = 2.8 V		3.2		5.5	
LDO3						
				1		
				1.1		
DC output voltage V _{OUT}	On and low-power mode, $V_{OUT} = 1.0$ $V_{IN} = V_{INmin}$ to V_{INmax}	0 – 3.3 V,	-3%		3%	V
	VIII VIIIIIII O VIIIIIIIX			3.2		
				3.3		
Rated output current I _{OUTmax}	On mode		200			mΛ
Rated output current 100Tmax	Low-power mode		1			mA
Load current limitation (short-circuit protection)	On mode, V _{OUT} = V _{OUTmin} – 100 mV		400	550	650	mA
Dropout voltage V _{DO}	On mode, $V_{OUTtyp} = 3.3 \text{ V}$, $V_{DO} = V_{IN}$ $V_{IN} = 3.6 \text{ V}$, $I_{OUT} = I_{OUTmax}$	$_{N}-V_{OUT},$		150	250	mV
DC load regulation	On mode, I _{OUT} = I _{OUTmax} to 0				10	mV
DC line regulation	On mode, V _{IN} = V _{INmin} to V _{INmax} at I _O	_{OUT} = I _{OUTmax}			4	mV
Transient load regulation	On mode, $V_{IN} = 2.7 \text{ V}$, $V_{OUTtyp} = 1.8 \text{ V}$ $I_{OUT} = 0.1 \times I_{OUTmax}$ to $0.9 \times I_{OUTmax}$ in 5 µs and $I_{OUT} = 0.9 \times I_{OUTmax}$ to $0.1 \times I_{OUTmax}$ in 5 µs			15	22	mV
Transient line regulation	On mode, $V_{OUTtyp} = 1.8V$, $I_{OUT} = I_{OUTmax}$, $V_{IN} = V_{INmin} + 0.5 V$ to V_{INmin} in 30 μ s and $V_{IN} = V_{INmin}$ to $V_{INmin} + 0.5 V$ in 30 μ s, $I_{OUT} = I_{OUTmax}$			0.5	1	mV
Turnon time	V_{OUT} = (1 to 1.8 V), at I_{OUT} = 0 measured from V_{OUT} = 0.1 V up to 9	77% of V _{OUT}	30		150	116
Turnori time	V_{OUT} = (1.9 to 3.3 V), at I_{OUT} = 0 measured from V_{OUT} = 0.1 V up to 9	77% of V _{OUT}	50		200	μs
Turnon inrush current				200	450	mA
D: 1 ' '	$V_{IN} = V_{INDC} + 100 \text{ mV}_{pp} \text{ tone},$	f = 217 Hz		70		15
Ripple rejection	$V_{INDC+} = 3.8 \text{ V},$ $I_{OUT} = I_{OUTmax} / 2$	f = 50 Hz		40		dB
LDO3 internal resistance	LDO off			500		kΩ
	On mode, I _{OUT} = 0			65	76	
Ground current	On mode, $I_{OUT} = I_{OUTmax}$				2000	μΑ
	Low-power mode			14	22	P
	Off mode				1	
LDO4						
				1		
				1.05		
DC output voltage V _{OUT}	On and low-power mode, $V_{IN} = V_{INm}$	_{iin} to V _{INmax}	-3%		3%	V
				3.25		
				3.3		
Rated output current I _{OUTmax}	On mode		50			mA
	Low-power mode		1			-
Load current limitation (short- circuit protection)	On mode, V _{OUT} = V _{OUTmin} – 100 mV		200	400	500	mA
Dropout voltage V _{DO}	On mode, V_{OUTtyp} = 2.5 V, V_{DO} = V_{IN} V_{IN} = 3.6 V, I_{OUT} = I_{OUTmax}	_N – V _{OUT}		100	160	mV
DC load regulation	On mode, $I_{OUT} = I_{OUTmax}$ to 0				5	mV



LDO3 and LDO4 (continued)

PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
DC line regulation	On mode, $V_{IN} = V_{INmin}$ to V_{INmax} at	I _{OUT} = I _{OUTmax}			4	mV
Transient load regulation	On mode, $V_{IN} = 2.7 \text{ V}$, $V_{OUTtyp} = 1 \text{ I}_{OUT} = 0.1 \times \text{I}_{OUTmax}$ to $0.9 \times \text{I}_{OUTmax}$ and $\text{I}_{OUT} = 0.9 \times \text{I}_{OUTmax}$ to $0.1 \times \text{I}_{OUTmax}$	_{lax} in 5 μs		6	10	mV
Transient line regulation	On mode, $V_{IN} = V_{INmin} + 0.5 V$ to $V_{INmin} + 0.5 V$ in and $V_{IN} = V_{INmin}$ to $V_{INmin} + 0.5 V$ in			0.2	1	mV
Turnon time	V_{OUT} = (1 to 1.8 V), at I_{OUT} = 0 measured from V_{OUT} = 0.1 V up to 97% of V_{OUT}		30		150	
	V_{OUT} = (1.9 to 3.3 V), at I_{OUT} = 0 measured from V_{OUT} = 0.1 V up to	V_{OUT} = (1.9 to 3.3 V), at I_{OUT} = 0 measured from V_{OUT} = 0.1 V up to 97% of V_{OUT}			200	μs
	$V_{IN} = V_{INDC} + 100 \text{ mV}_{pp} \text{ tone},$	f = 217 Hz		70		
Ripple rejection	$V_{INDC+}=3.8 \text{ V},$ $I_{OUT}=I_{OUT_{max}}/2$	f = 50 kHz		40		dB
LDO4 internal resistance	LDO off			500		kΩ
	On mode, I _{OUT} = 0			55	65	
Cravinal assument	On mode, I _{OUT} = I _{OUTmax}	On mode, I _{OUT} = I _{OUTmax}			900	^
Ground current	Low-power mode			14	17	μΑ
	Off mode				1	



5.21 LDO5

PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT	
	V _{OUT} (LDO5) = 1.8 V		2.7		5.5		
Innut valtage (VCC4) V	V _{OUT} (LDO5) = 2.5 V		3.2		5.5	V	
Input voltage (VCC4) V _{IN}	V_{OUT} (LDO5) = 2.8 V at I_{load} = 20	0 mA	3.2		5.5	V	
	V _{OUT} (VAUX2) = 2.8 V at 300 mA	1	3.2		5.5		
LDO5			1		,		
				1			
			1.1				
DC output voltage V _{OUT}	On and low-power mode, $V_{OUT} = V_{IN} = V_{INmin}$ to V_{INmax}	-3%		3%	V		
	VIN — VINMIN TO VINMAX		3.2				
				3.3			
Rated output current	On mode		300				
l _{OUTmax}	Low-power mode		1			mA	
Load current limitation (short-circuit protection)	On mode, V _{OUT} = V _{OUTmin} – 100	n mode, V _{OUT} = V _{OUTmin} – 100 mV		550	650	mA	
		V _{IN} = 2.7 V, I _{OUT} = I _{OUTmax}			500)	
Dropout voltage V _{DO}	On mode, $V_{DO} = V_{IN} - V_{OUT}$	V _{IN} = 2.7 V, I _{OUT} = 250 mA			400	mV	
		V _{IN} = 2.7 V, I _{OUT} = 200 mA			300		
DC load regulation	On mode, $I_{OUT} = I_{OUTmax}$ to 0				15	mV	
DC line regulation	On mode, V _{IN} = V _{INmin} to V _{INmax} a	at I _{OUTmax}			4	mV	
Transient load regulation	On mode, $V_{IN} = 3.2$ V, $V_{OUTtyp} = I_{OUT} = 0.1 \times I_{OUTmax}$ to $0.9 \times I_{OUT}$ and $I_{OUT} = 0.9 \times I_{OUTmax}$ to $0.1 \times I_{OUTmax}$	_{max} in 5 μs		16	30	mV	
Transient line regulation	On mode, $V_{IN} = V_{INmin} + 0.5 \text{ V}$ to and $V_{IN} = V_{INmin}$ to $V_{INmin} + 0.5 \text{ V}$ $I_{OUT} = I_{OUTmax}$	V _{INmin} in 30 μs ′ in 30 μs,		4	12	mV	
Turnon time	V_{OUT} = (1 to 1.8 V), at I_{OUT} = 0 measured from V_{OUT} = 0.1 V up	to 97% of V _{OUT}	30		150	116	
rumon ume	V_{OUT} = (1.9 to 3.3 V), at I_{OUT} = 0 measured from V_{OUT} = 0.1 V up	to 97% of V _{OUT}	50		200	μs	
Turnon inrush current		-		200	450	mA	
5	$V_{IN} = V_{INDC} + 100 \text{ mV}_{pp} \text{ tone},$	f = 217 Hz		70			
Ripple rejection	ipple rejection $V_{INDC+} = 3.8 \text{ V},$ $I_{OUT} = I_{OUTmax} / 2$	f = 20 kHz		40		dB	
LDO5 internal resistance	LDO Off			60		Ω	
	On mode, I _{OUT} = 0			65	76		
Cround ourroat	On mode, $I_{OUT} = I_{OUTmax}$				2000	11Δ	
Ground current	Low-power mode			14	22	μA	
	Off mode			-	1		



5.22 LDO6, LDO7, and LDO8

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST COM	NDITIONS	MIN	TYP	MAX	UNIT
	V_{OUT} (LDO6) = 1.2 V at 150 mA, V_{OUT} (LDO7) = 1.1 V at 150 mA and (VLDO8) = 1 V at 180 mA		1.7		5.5	
	V_{OUT} (LDO7) = 1.8 V or 2 V and V_{OUT} (LDO6) = 1.8 V		2.7		5.5	
	V _{OUT} (LDO7) = 2.8 V		3.2		5.5	.,
Input voltage (VCC3) V _{IN}	V _{OUT} (LDO7) = 3.3 V		3.6		5.5	V
	V_{OUT} (LDO7) = 2.8 V at 250 mA		3.2		5.5	
	V _{OUT} (LDO7) = 3.0 V		3.6		5.5	
	V _{OUT} (LDO7) = 3.3 V at 250 mA		3.6		5.5	
LDO6						
				1		
				1.1		
DC Output voltage V _{OUT}	On and low-power mode, $V_{IN} = V_{INmin}$ to V_{INmax}		-3%		3%	V
				3.2		
				3.3		
Rated output current	On mode		300			^
l _{OUTmax}	Low-power mode		1			mA
Load current limitation (short-circuit protection)	On mode, V _{OUT} = V _{OUTmin} – 100 m	nV	450	550	650	mA
		$V_{IN} = 2.7 \text{ V}, I_{OUT} = I_{OUTmax}$			500	
Dropout voltage V _{DO}		V _{IN} = 2.7 V, I _{OUT} = 250 mA			400	
		V _{IN} = 2.7 V, I _{OUT} = 200 mA			300	
	On mode, $V_{DO} = V_{IN} - V_{OUT}$	V _{IN} = 1.7 V, I _{OUT} = 180 mA			700	mV
		V _{IN} = 1.7 V, I _{OUT} = 150 mA			500	
		V _{IN} = 1.7 V, I _{OUT} = 100 mA			300	
DC load regulation	On mode, I _{OUT} = I _{OUTmin} to 0				15	mV
DC line regulation	On mode, $V_{IN} = V_{INmin}$ to V_{INmax} at	I _{OUT} = I _{OUTmax}			4	mV
Transient load regulation	On mode, $V_{\text{IN}} = 3.2 \text{ V}$, $V_{\text{OUTtyp}} = 2 \text{ I}_{\text{OUT}} = 0.1 \times \text{I}_{\text{OUTmax}}$ to $0.9 \times \text{I}_{\text{OUTm}}$ and $\text{I}_{\text{OUT}} = 0.9 \times \text{I}_{\text{OUTmax}}$ to $0.1 \times \text{I}_{\text{OUT}}$.8 V _{ax} in 5 μs		20	32	mV
Transient line regulation	On mode, $V_{IN} = 2.7 \text{ V} + 0.5 \text{ V}$ to 2 and $V_{IN} = 2.7 \text{ V}$ to 2.7 V + 0.5 V in			5	15	mV
	V _{OUT} = (1 to 1.8 V), at I _{OUT} = 0 measured from V _{OUT} = 0.1 V up to	97% of V _{OUT}	30		150	
Turnon time	V_{OUT} = (1.9 to 3.3 V), at I_{OUT} = 0 measured from V_{OUT} = 0.1 V up to	97% of V _{OUT}	50		200	μs
Turnon Inrush current				200	450	mA
	$V_{IN} = V_{INDC} + 100 \text{ mV}_{pp} \text{ tone},$	f = 217 Hz		70		
Ripple Rejection	$V_{INDC+} = 3.8 \text{ V},$ $I_{OUT} = I_{OUTmax} / 2$	f = 20 kHz		40		dB
LDO6 internal resistance	LDO off			60		Ω
	On mode, I _{OUT} = 0			65	76	
Ground current	On mode, $I_{OUT} = I_{OUTmax}$				2000	^
Ground current	Low-power mode			14	22	μA
	Off mode				1	

Product Folder Links: TPS659110 TPS659112 TPS659113 TPS659114 TPS659118 TPS6591133



LDO6, LDO7, and LDO8 (continued)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
LDO7					•	
DC output voltage V _{OUT}	On and low-power mode, $V_{IN} = V_{INmin}$ to V_{INmax}			1		V
				1.1		
			-3%		3%	
				3.2		
				3.3		
Rated output current	On mode		300			mA
I _{OUTmax} Low-power mode						IIIA
Load current limitation (short-circuit protection)	On mode, V _{OUT} = V _{OUTmin} – 100 mV		450	550	650	mA
		$V_{IN} = 2.7 \text{ V}, I_{OUT} = I_{OUTmax}$			500	mV
		V _{IN} = 2.7 V, I _{OUT} = 250 mA			400	
Dran aut valtana V	On mode, $V_{DO} = V_{IN} - V_{OUT}$	V _{IN} = 2.7 V, I _{OUT} = 200 mA			300	
Dropout voltage V _{DO}		V _{IN} = 1.7 V, I _{OUT} = 180 mA			700	
		$V_{IN} = 1.7 \text{ V}, I_{OUT} = 150 \text{ mA}$			500	
		V _{IN} = 1.7 V, I _{OUT} = 100 mA			300	
DC load regulation	On mode, $I_{OUT} = I_{OUTmax}$ to 0	,			15	mV
DC line regulation	On mode, $V_{IN} = V_{INmin}$ to V_{INmax} at $I_{OUT} = I_{OUTmax}$				4	mV
Transient load regulation	On mode, $V_{IN} = 3.6 \text{ V}$, $V_{OUTtyp} = 3.3 \text{ V}$ $I_{OUT} = 0.1 \times I_{OUTmax}$ to $0.9 \times I_{OUTmax}$ in 5 µs and $I_{OUT} = 0.9 \times I_{OUTmax}$ to $0.1 \times I_{OUTmax}$ in 5 µs			16	25	mV
Transient line regulation	On mode, $I_{OUT} = I_{OUTmax} / 2$, $V_{IN} = 2.7 + 0.5$ V to 2.7 in 30 μ s and $V_{IN} = 2.7$ V + 0.5 V in 30 μ s, $I_{OUT} = I_{OUTmax} / 2$			5	15	mV
Turnon time	$\begin{split} &V_{OUT} = (1 \text{ to } 1.8 \text{ V}), \text{ at } I_{OUT} = 0 \\ &\text{measured from } V_{OUT} = 0.1 \text{ V up to } 97\% \text{ of } V_{OUT} \\ &V_{OUT} = (1.9 \text{ to } 3.3 \text{ V}), \text{ at } I_{OUT} = 0 \\ &\text{measured from } V_{OUT} = 0.1 \text{ V up to } 97\% \text{ of } V_{OUT} \end{split}$		30		150	μs
			50		200	
Turnon inrush current				200	450	mA
Dinale veloctice	$\begin{aligned} &V_{IN} = V_{INDC} + 100 \text{ mV}_{pp} \text{ tone,} \\ &V_{INDC+} = 3.8 \text{ V,} \\ &I_{OUT} = I_{OUTmax} / 2 \end{aligned}$	f = 217 Hz		70		7.0
Ripple rejection		f = 20 kHz		40		dB
_DO7 internal resistance	LDO off			60		Ω
Ground current	On mode, I _{OUT} = 0			65	76	пΔ
	On mode, I _{OUT} = I _{OUTmax}				2000	
	Low-power mode			14	22	μA
	Off mode				1	1



LDO6, LDO7, and LDO8 (continued)


PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
LDO8		<u> </u>			-	
DC output voltage V _{OUT}				1		
	On and low-power mode, $V_{IN} = V_{INmin}$ to V_{INmax}			1.1		V
			-3%		3%	
				3.2		
				3.3		
Rated output current	On mode		300			mA
I _{OUTmax}	Low-power mode		1			
Load current limitation (short-circuit protection)	On mode, V _{OUT} = V _{OUTmin} – 100 mV		450	550	650	mA
		V _{IN} = 2.7 V, I _{OUT} = I _{OUTmax}			500	mV
Dropout voltage V _{DO}		V _{IN} = 2.7 V, I _{OUT} = 250 mA			400	
	On mode, $V_{DO} = V_{IN} - V_{OUT}$,	V _{IN} = 2.7 V, I _{OUT} = 200 mA			300	
		V _{IN} = 1.7 V, I _{OUT} = 180 mA			700	
		V _{IN} = 1.7 V, I _{OUT} = 150 mA			500	
		V _{IN} = 1.7 V, I _{OUT} = 100 mA			300	
DC load regulation	On mode, I _{OUT} = I _{OUTmax} to 0				15	mV
DC line regulation	On mode, $V_{IN} = V_{INmin}$ to V_{INmax} at $I_{OUT} = I_{OUTmax}$				4	mV
Transient load regulation	On mode, V_{IN} = 1.7 V, V_{OUTtyp} = 1.2 V I_{OUT} = 10 mA to 90 mA in 5 μ s and I_{OUT} = 90 mA to 10 mA in 5 μ s			7	30	mV
Transient line regulation	On mode, I_{OUT} = 100 mA, V_{IN} = 2.7 V + 0.2 V to 2.7 V in 30 µs and V_{IN} = 2.7 V to 2.7 v + 0.2 V in 30 µs, I_{OUT} = 100 mA			5	15	mV
Turnon time	V_{OUT} = (1 to 1.8 V), at I_{OUT} = 0 measured from V_{OUT} = 0.1 V up to 97% of V_{OUT}		30		150	μs
	V_{OUT} = (1.9 to 3.3 V), at I_{OUT} = 0 measured from V_{OUT} = 0.1 V up to 97% of V_{OUT}		50		200	
Turnon inrush current				200	450	mA
	$\begin{aligned} V_{IN} &= V_{INDC} + 100 \text{ mV}_{pp} \text{ tone,} \\ V_{INDC+} &= 3.8 \text{ V,} \\ I_{OUT} &= I_{OUTmax} / 2 \end{aligned}$	f = 217 Hz		70		
Ripple rejection		f = 20 kHz		40		dB
LDO8 internal resistance	LDO off			60		Ω
Ground current	On mode, I _{OUT} = 0			65	76	μА
	On mode, I _{OUT} = I _{OUTmax}				2000	
	Low-power mode			14	22	
	Off mode	Off mode			1	



5.23 Timing and Switching Characteristics

5.23.1 Switch-ON and Switch-OFF Sequences and Timing

An example boot sequence is described in this chapter. Each TPS65911x device supports a dedicated EEPROM boot sequence to match specific processor requirements. Fixed boot mode is the same in all TPS65911x devices. Boot mode selection is described in Section 6.3.2, BOOT Configuration and Switch-ON or Switch-OFF Sequences.



NOTE: Figure 5-1 is for illustrative purposes only and does not describe any actual TPS65911x part number.

Figure 5-1. Boot Sequence Example With 2-ms Time Slot and Simultaneous Switch-Off of Resources

Table 5-1. Switching Characteristics for Boot Sequence Example


PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
t _{dsON1}	PWRHOLD rising edge to VIO, LDO5 enable delay	66 × t _{CK32k} = 2060		μs
t _{dsON2}	VIO to VDD2 enable delay	$64 \times t_{CK32k} = 2000$		μs
t _{dsON3}	VDD2 to VDD1 enable delay	$64 \times t_{CK32k} = 2000$		μs
t _{dsON4}	VDD1 to LDO4 enable delay	$64 \times t_{CK32k} = 2000$		μs
t _{dsON5}	LDO4 to LDO3, LDO8 enable delay	$64 \times t_{CK32k} = 2000$		μs
t _{dsON6}	LDO3 to LDO6 enable delay	$64 \times t_{CK32k} = 2000$		μs
t _{dsON7}	LDO6 to CLK32KOUT rising-edge delay	9 × 64 × t _{CK32k} = 18000		μs
t _{dsON16}	CLK32KOUT to NRESPWON, NRESPWON2 rising-edge delay	$64 \times t_{CK32k} = 2000$		μs
t _{dsONT}	Total switch-on delay	32		ms
t _{pd1}	PWRHOLD falling edge to NRESPWON, NRESPWON2 falling-edge delay	$2 \times t_{\text{CK32k}} = 62.5$		μs
t _{pd1b}	NRESPWON falling edge to CLK32KOUT low delay	$3 \times t_{CK32k} = 92$		μs
t _{pd2}	PWRHOLD falling edge to supplies and reference disable delay	5 × t _{CK32k} = 154		μs



5.23.2 Power Control Timing

5.23.2.1 Device State Control Through PWRON Signal

Figure 5-2 shows the device state control through PWRON signal.



- A. DEV_ON or AUTODEV_ON control bits can be used instead of PWRHOLD signal to maintain supplies on after switch-on sequence.
- B. Internal POWER ON enable condition pulse TdOINT1 keeps device active until PWRHOLD acknowledge.
- C. Switch-off from PWRHOLD removal.

Figure 5-2. Device State Control Through PWRON Signal




Figure 5-3. PWRON Long-Press Turnoff



Table 5-2 lists the power control timing characteristics.


Table 5-2. Power Control Timing Characteristics

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
t _{dbPWRONF}	PWRON falling-edge debouncing delay		100		ms
t _{dbPWRONR}	PWRON rising-edge debouncing delay		3 × t _{CK32k} = 94		μs
t _{dbPWRHOLD}	PWRHOLD rising-edge debouncing delay		2 × t _{CK32k} = 63		μs
t _{dOINT1}	INT1 (internal) power-on pulse duration after PWRON low-level (debounced) event		1		s
t _{dONPWHOLD}	Delay to set high PWRHOLD signal or DEV_ON control bit after NRESPWON released to keep on the supplies		$t_{dOINT1} - t_{DSONT} = 970^{(1)}$		ms
t _{dPWRONLP}	PWRON long-press delay	PWRON falling-edge to PWRON_LP_IT	4		s
t _{dPWRONLPTO}	PWROW long-press interrupt (PWRON_LP_IT) to supplies switch-off	PWRON_LP_IT to NRESPWRON falling- edge	1		s

⁽¹⁾ $T_{dSONT} = 30$ ms, as in example boot sequence.



5.23.2.2 Device SLEEP State Control




NOTE: Registers programming: $VIO_PSKIP = 0$, $VDD1_PSKIP = 0$, $VDD1_SETOFF = 1$, $LDO3_SETOFF = 1$, LDO3

Figure 5-4. Device SLEEP State Control

Table 5-3. Device SLEEP State Control Timing Characteristics

PARAMETER	TES	T CONDITIONS	MIN	TYP	MAX	UNIT
t _{ACT2SLP}	SLEEP falling-edg (SLEEP resynchro	e to supply n low-power mode nization delay)	$2 \times t_{CK32k} = 62$		$3 \times t_{CK32k} = 94$	μs
t _{ACT2SLPCK32K}	SLEEP falling-edg	e to CLK32KOUT low	156	$t_{ACT2SLP} + 3 \times t_{CK32k}$	188	μs
t _{SLP2ACT}	SLEEP rising edge to supply in high-power mode		$8 \times t_{CK32k} = 250$		9 × t _{CK32k} = 281	μs
t _{SLP2ACTCK32K}	SLEEP rising edge to CLK32KOUT running		344	$t_{SLP2ACT} + 3 \times t_{CK32k}$	375	μs
t _{dSLPON1}	SLEEP rising edge to time step 1 of the turnon sequence from SLEEP state		281	t _{SLP2ACT} + 1 × t _{CK32k}	312	μs
	Turnen eeguenee	TSLOT_LENGTH[1:0] = 00		0		
	Turnon sequence step duration,	TSLOT_LENGTH[1:0] = 01		200		
t _d SLPONST	from SLEEP	TSLOT_LENGTH[1:0] = 10		500		μs
state		TSLOT_LENGTH[1:0] = 11	2000			
t _d SLPONDCDC	VDD1, VDD2, or V sequence time ste	IO turnon delay from turnon		2 × t _{CK32k} = 62		μs

5.23.2.3 Device Turnon and Turnoff With Rising and Falling Input Voltage



SWCS049-008

- A. To allow power-up from first supply insertion as shown here, VMBHI_IT_MSK is set to 0.
- B. Power-up to active state is enabled when VMBHI interrupt is not masked (VMBHI_IT_MSK in boot configuration).
- C. DEV_ON or AUTODEV_ON control bits can be used instead of PWRHOLD signal to maintain supplies on after switch-on sequence.


Figure 5-5. Device Turnon and Turnoff With Rising and Falling Input Voltage

Table 5-4. Device Turnon Voltage With Rising Input Voltage, Timing Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		RC oscillator		0.1		
t _{d32KON}	32-kHz oscillator turnon time	Quartz oscillator		200		ms
		Bypass clock		0.1		
t _{dbVMBHI}	VMBHI rising-edge debouncing delay		$3 \times t_{\text{CK32k}} = 94$		4 × t _{CK32k} = 125	μs
t _{dOINT1}	INT1 power on pulse duration after VMBHI high level (debounced) event			1		s
t _d ONPWHOLD	Delay to set high PWRHOLD signal or DEV_ON control bit after NRESPWRON released in order to keep on the supplies		t _{dOINT1} — t _{DS}	_{SONT} = 970		ms
t _{dbVMBDCH}	Main battery voltage = VMBDCH threshold to INT1 falling-edge delay		$3 \times t_{CK32k} = 94$		4 × t _{CK32k} = 125	ø
t _{dbVMBLO}	Main battery voltage = VMBLO threshold to NRESPWRON falling-edge delay		3 × t _{CK32k} = 94		4 × t _{CK32k} = 125	S




5.23.2.4 Power Supplies State Control Through EN1 and EN2 Signals



NOTE: Register setting: LDO1_EN1 = 1, LDO4_EN2 = 1, and LDO4_KEEPON = 1.

Figure 5-6. LDO Type Supplies State Control Through EN1 and EN2




NOTE: Register setting: VDD2_EN2 = 1, VDD1_EN1 = 1, VDD1_KEEPON = 1, VDD1_PSKIP = 0, and SEL[6:0] = hex00 in VDD2_SR_REG.

Figure 5-7. VDD1 and VDD2 Supplies State Control Through EN1 and EN2

Table 5-5. Supplies State Control Through EN1 and EN2 Timing Characteristics

	PARAMETER	MIN	TYP	MAX	UNIT
t _{dEN}	NRESPWRON to supply state change delay, EN1 or EN2 driven		0		ms
t _{dOEN}	EN1 or EN2 edge to supply state change delay	1	$\times t_{CK32k} = 31$		μs
t _{dVDDEN}	EN1 or EN2 edge to VDD1 or VDD2 DCDC turnon delay	3	$8 \times t_{CK32k} = 63$		μs

5.23.2.5 VDD1, VDD2 Voltage Control Through EN1 and EN2 Signals



NOTE: Register setting: VDD1_EN1 = 1, SEL[6:0] = hex13 in VDD1_SR_REG

Figure 5-8. VDD1 Supply Voltage Control Through EN1

Table 5-6. VDD1 Supply Voltage Control Through EN1 Timing Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{dDVSEN}	EN1 (or EN2) edge to VDD1 (or VDD2) voltage change delay		2>	t _{CK32k} = 62		μs
		TSTEP[2:0] = 001		32		
t _{dDVSENL}	VDD1 (or VDD2) voltage settling delay	TSTEP[2:0] = 011 (default)	0	.4 / 7.5 = 53		μs
		TSTEP[2:0] = 111		160		



6 Detailed Description

6.1 Power Reference

The band-gap voltage reference is filtered by using an external capacitor connected across the VREF output and the analog ground REFGND (see Section 5.3, Recommended Operating Conditions). The VREF voltage is distributed and buffered inside the device.

6.2 Power Resources

The power resources provided by the TPS65911x device include inductor based switched mode power supplies (SMPSs) and linear low-dropout voltage regulators (LDOs). These supply resources provide the required power to the external processor cores and external components, and to modules embedded in the TPS65911x device.

Two of the integrated SMPSs and the external FET SMPS have voltage scaling capability. These SMPSs provide independent core voltage domains to the host processor. When changing the output voltage, VDD1 and VDD2 reach the new value through successive steps of 2.5 to 12.5 mV. The size of the voltage step is selected by the TSTEP bit. VDDCtrl has a target slew rate of 100 mV/20 μ s. New output values are reached in successive smaller steps of N × LSB, LSB = 12.5 mV, N = 1 to 4. A suitable combination of steps is calculated internally based on current and new target value for output voltage.

The VIO SMPS provides supply voltage for the host processor I/Os.

Table 6-1 lists the power sources provided by the TPS65911x device.

Table 6-1. Power Sources

RESOURCE	TYPE	VOLTAGES	POWER
		1.5 V	1300 mA
VIO	SMPS	1.8 V	1200 mA
		2.2 or 3.3 V	1100 mA
		0.6 to 2.2 V	1500 mA
		3.2 V	1200 mA
VDD1	SMPS	1.2 or 1.35 or 1.5 V (V _{INmin} = 3 V)	2000 mA
		0.6 1.5 V in 12.5-mV steps Programmable multiplication factor: x2, x3. Maximum output 3.3 V	
		0.6 to 1.5 V	1500 mA
VDD2	SMPS	2.2 / 3.2 V	1200 mA
\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	OWI C	0.6 1.5 V in 12.5-mV steps Programmable multiplication factor: x2, x3. Maximum output 3.3 V	
VDDCtrl	SMPS	0.6 1.4 V in 12.5-mV steps	External component dependent
LDO1	LDO	1.0-3.3 V, 0.05-V step	320 mA
LDO2	LDO	1.0-3.3 V, 0.05-V step	320 mA
LDO3	LDO	1.0–3.3 V, 0.1-V step	200 mA
LDO4	LDO	1.0-3.3 V, 0.05-V step	50 mA
LDO5	LDO	1.0–3.3 V, 0.1-V step	300 mA
LDO6	LDO	1.0–3.3 V, 0.1-V step	300 mA
LDO7	LDO	1.0–3.3 V, 0.1-V step	300 mA
LDO8	LDO	1.0–3.3 V, 0.1-V step	300 mA

6.3 Embedded Power Controller (EPC)


The EPC manages the state of the device and controls the power-up sequence.

6.3.1 State Machine

The EPC supports the following states:

- **NO SUPPLY:** The main battery supply voltage is not high enough to power the VRTC regulator. A global reset is asserted in this case. Everything on the device is off.
- BACKUP: The main battery supply voltage is high enough to enable the VRTC domain but not enough
 to switch on all the resources. In this state, the VRTC regulator is in backup mode and only the 32K
 oscillator and RTC module are operating (if enabled). All other resources are off or under reset.
- **OFF:** The main battery supply voltage is high enough to start the power-up sequence, but device power on is not enabled. All power supplies are in the OFF state except VRTC.
- ACTIVE: Device POWER ON enable conditions are met and regulated power supplies are on or can be enabled with full current capability.
- **SLEEP:** Device SLEEP enable conditions are met and some selected regulated power supplies are in low-power mode.

Figure 6-1 shows the transitions for the state machine.



Copyright © 2016, Texas Instruments Incorporated

NOTE: PWRHOLD enables power-on unless the pin is programmed as GPI.

Figure 6-1. Embedded Power Control State Machine



6.3.1.1 Device POWER ON Enable Conditions

The device POWER ON enable conditions are as follows:

- None of the device POWER ON disable conditions are met.
- · PWRON signal low level
- Or PWRHOLD signal high level
- Or DEV_ON control bit set to 1 (default inactive)
- Or interrupt flag active (default INT1 low) generates a POWER ON enable condition during a fixed delay (t_{DOINT1} pulse duration defined in Section 5.23.2, *Power Control Timing*). Interrupt sources expected (if enabled), when the device is off:
 - RTC alarm interrupt
 - First-time input voltage rising above the VMBHI threshold (depending on the boot mode used) and input voltage > VMBCH threshold. The interrupt corresponding to this last condition is VMBCH_IT in the INT_STS_REG register.
 - Or HDRST reset release generates a POWER ON enable condition during a fixed delay t_{DOINT1}

Interrupt flag active generates a POWER ON enable condition pulse of length t_{DOINT1} only when the device is in the OFF state (when the NRESPWRON signal is low). The POWER ON enable condition pulse occurs only if the interrupt status bit is initially low (no previous interrupt pending in the status register). The interrupt status register must first be cleared to allow device power off during the t_{DOINT1} pulse duration.

GPIO2 cannot be used to turn on the device, even if its associated interrupt is not masked. The GPIO0, GPIO1, GPIO3, GPIO4, or GPIO5 signals can be used to turn on the device, if its associated interrupt is not masked.

NOTE

The watchdog interrupt is not a power-on event, but can wake up the device from sleep mode.

6.3.1.2 Device POWER ON Disable Conditions

Device POWER ON disable conditions are as follows:

- PWRON signal low level during more than the long-press delay: PWON_LP_DELAY (can be disabled though register programming). The interrupt corresponding to this condition is PWRON_LP_IT in the INT_STS_REG register.
- Or die temperature has reached the thermal shutdown threshold (THERM_TS = 1).
- Or DEV_OFF or DEV_OFF_RST control bit is set to 1 (DEV_OFF value is cleared when the device is in OFF state).

NOTE

If the DEV_ON bit is set to 1, after switch-off, the device switches back on. To keep the device off, DEV_ON must be cleared first.

6.3.1.3 Device SLEEP Enable Conditions

Device SLEEP enable conditions are as follows:

- SLEEP signal low level (default, or high level depending on the programmed polarity)
- And DEV_SLP control bit is set to 1.
- And interrupt flag inactive (default INT1 high): no nonmasked interrupt is pending.



The SLEEP state can be controlled by programming DEV_SLP bit and keeping the SLEEP signal in the active polarity state, or it can be controlled through the SLEEP signal setting the DEV_SLP bit to 1 after device turnon.

6.3.1.4 Device Reset Scenarios

The device has three reset scenarios:

- Full reset: All digital logic of device is reset.
 - Caused by POR (power on reset) when VCC7 < VBNPR and BB < VBNPR
- General reset: No impact on the RTC, backup registers, or interrupt status.
 - Caused by PWON_LP_RST bit set high
 - Or DEV_OFF_RST bit set high
 - Or HDRST input set high
- Turnoff: Power reinitialization in off/backup mode.

A mapping of digital registers to these reset scenarios is described in Table 6-6.

6.3.2 BOOT Configuration, Switch-ON, and Switch-OFF Sequences

The power sequence is the automated switch-on of the devices resources when an OFF-to-ACTIVE transition occurs. The power-on sequence has 15 sequential time slots to which resources (DC-DC converters, LDOs, 32-kHz clock, GPIO0, GPIO2, GPIO6, GPIO7) can be assigned. The time slot length can be selected to be 0.5 ms or 2 ms. If a resource is not assigned to any time slot, it will be in off mode after the power-on sequence and the voltage level can be changed through the register SEL bits before enabling the resource.

Power off disables all power resources at the same time by default. By setting the PWR_OFF_SEQ control bit to 1, power off will follow the power-up sequence in reverse order (the first resource to be powered on will be last to power off).

The values of VDD1, VDD2, and VDDCtrl set in the boot sequence can be selected from 16 steps. For the whole range, 100-mV steps are available: 0.6/0.7...1.4/1.5 V. From 0.8 to 1.4 V, additional values with 50-mV step resolution can be set: 0.85/1.05...1.35 V.

For LDO1, LDO2, and LDO4 all levels from 1.0 to 3.3 V are selectable in the boot sequence with 50-mV steps. For other LDOs, the level is selectable with 100-mV steps, from 1.0 to 3.3 V.

The device supports three boot configurations, which define the power sequence and several device control bits. The boot configuration is selectable by the device BOOT1 pin.

BOOT1	Boot Configuration	
Floating	Test boot mode	
0	Fixed boot mode	
1	EEPROM boot mode	

The BOOT1 input pad is disabled after the boot mode is read at power up, to save power.

Table 6-2 and Table 6-3 describe the power sequence and general control bits defined in the boot sequence, respectively.

Fixed boot mode is the same in all devices, while EEPROM boot mode is different in each device. For EEPROM boot mode description refer to the user's guide for the selected device.



Table 6-2. Boot Configuration: Power Sequence Control Bits

	TPS65911x		1x	
Register	Bit	Description	Fixed Boot	EEPROM Boot
VDD1_OP_REG/ VDD1 SR REG		VDD1 voltage level selection for boot. Levels available:	1.2 V	×
VDD1_SR_REG		0.6/0.7/0.8/0.85/0.9/0.95//1.35/1.4/1.5 V		
VDD1_REG	VGAIN_SEL	VDD1 gain selection, x1 or x2	x 1	Х
EEPROM		VDD1 time slot selection	3	Х
DCDCCTRL_REG	VDD1_PSKIP	VDD1 pulse skip mode enable	Enable skip	Х
VDD2_OP_REG/ VDD2_SR_REG		VDD2 voltage level selection for boot. Levels available:	1.5 V	x
VDD2 DEC	VCAIN CEI	0.6/0.7/0.8/0.85/0.9/0.95//1.35/1.4/1.5 V	4	
VDD2_REG	VGAIN_SEL	VDD2 gain selection, ×1 or ×3	x1	Х
EEPROM	V/DD0 D0IVID	VDD2 time slot selection	6	Х
DCDCCTRL_REG	VDD2_PSKIP	VDD2 pulse skip mode enable	Enable skip	X
VIO_REG	SEL[3:2]	VIO voltage selection	1.8 V 4	X
EEPROM	VIIO BOICID	VIO time slot selection		X
DCDCCTRL_REG	VIO_PSKIP	VIO pulse skip mode enable	Enable skip	Х
VDDCtrl_OP_REG/ VDDCtrl_SR_REG		VDDCtrl voltage level selection for boot. Levels available:	Off	x
		0.6/0.7/0.8/0.85/0.9/0.95//1.35/1.4 V		
EEPROM		VDDCtrl time slot selection	Off	Х
LDO1_REG	SEL[7:2]	LDO1 voltage selection	1.05 V	Х
EEPROM		LDO1 time slot	Off	Х
LDO2_REG	SEL[7:2]	LDO2 voltage selection	1.2 V	X
EEPROM		LDO2 time slot	7	X
LDO3_REG	SEL[6:2]	LDO3 voltage selection	LDO3 voltage: 1 V	X
EEPROM		LDO3 time slot	Off	X
LDO4_REG	SEL[7:2]	LDO4 voltage selection	1.2 V	X
EEPROM		LDO4 time slot	2	X
LDO5_REG	SEL[6:2]	LDO5 voltage selection	LDO5 voltage: 1 V	x
EEPROM		LDO5 time slot	Off	x
LDO6_REG	SEL[6:2]	LDO6 voltage selection	LDO6 voltage: 1 V	x
EEPROM		LDO6 time slot	Off	X
LDO7_REG	SEL[6:2]	LDO7 voltage selection	1.2 V	Х
EEPROM		LDO7 time slot	5	Х
LDO8_REG	SEL[6:2]	LDO8 voltage selection	1.0 V	Х
EEPROM		LDO8 time slot	7	Х
CLK32KOUT pin		CLK32KOUT time slot	5	Х
NRESPWRON, NRESPWRON2 pin		NRESPWRON time slot	10	х
GPIO0 pin		GPIO0 time slot	1	Х
GPIO2 pin		GPIO2 time slot	Off	х
GPIO6 pin		GPIO6 time slot	6	Х
GPIO7 pin		GPIO7 time slot	5	Х



Table 6-3. Boot Configuration: General Control Bits

Register Bit		Description	TPS65911x		
Register	Dit	Description	Fixed Boot	EEPROM Boot	
VRTC_REG	VRTC_OFFMASK	0: VRTC LDO will be in low-power mode during OFF state.	0	X	
VIII 0_1120	VICTO_OTTIMATOR	1: VRTC LDO will be in full-power mode during OFF state.	Ü		
DEVCTRL_REG	CK32K_CTRL	Clock source is crystal/external clock. Clock source is internal RC oscillator.	Crystal	x	
DEVCTRL_REG	DEV_ON	0: No impact 1: Will maintain device on, in ACTIVE or SLEEP state	0	х	
DEVCTRL2_REG	TSLOTD	Boot sequence time slot duration: 0: 0.5 ms 1: 2 ms	2 ms	x	
DEVCTRL2_REG	PWON_LP_OFF	O: Turn off device after PWRON long-press not allowed. 1: Turn off device after PWRON long-press.	1	х	
DEVCTRL2_REG	PWON_LP_RST	O: No impact 1: Reset digital core when device is off	1	x	
DEVCTRL2_REG	IT_POL	INT1 signal will be active-low. INT1 signal will be active-high.	0	x	
INT_MSK_REG	VMBHI_IT_MSK	O: Device will automatically switch-on at NO SUPPLY-to-OFF or BACKUP-to-OFF transition (device will switch-on when supply is inserted) 1: Start-up reason required before switch-on (VMBHI event interrupt masked)	1	х	
INT_MSK3_REG	GPIO5_F_IT_MSK	O: GPIO5 falling-edge detection interrupt not masked 1: GPIO5 falling-edge detection interrupt masked	1	х	
INT_MSK3_REG	GPIO5_R_IT_MSK	GPIO5 rising-edge detection interrupt not masked GPIO5 rising-edge detection interrupt masked	0	х	
INT_MSK3_REG	GPIO4_F_IT_MSK	GPIO4 falling-edge detection interrupt not masked GPIO4 falling-edge detection interrupt masked	1	х	
INT_MSK3_REG	GPIO4_R_IT_MSK	GPIO4 rising-edge detection interrupt not masked GPIO4 rising-edge detection interrupt masked	0	х	
GPIO0_REG	GPIO_ODEN	GPIO0 configured as push-pull output GPIO0 configured as open-drain output	Push-pull	x	
WATCHDOG_REG	WATCHDOG_EN	Watchdog disabled Watchdog enabled, periodic operation with 100 s	1	x	
EEPROM	VMBBUF_BYPASS	O: Enable input buffer for external resistive divider 1: In single-cell system, disable buffer for low power	Disable buffer	х	
VMBCH_REG	VMBCH_SEL[5:1]	Select threshold for boot gating comparator COMP1, 2.5–3.5 V.	3.1 V	х	



Table 6-3. Boot Configuration: General Control Bits (continued)

Desistes	Bit	Dis Description		665911x
Register	DIT	Description	Fixed Boot	EEPROM Boot
EEPROM	AUTODEV_ON	O: PWRHOLD pin is used as PWRHOLD feature. 1: PWRHOLD pin is GPI. After power on, DEV_ON set high internally, no processor action needed to maintain supplies.	1, PWRHOLD pin is GPI	х
EEPROM	PWRDN_POL	O: PWRDN signal will be active-low. 1: PWRDN signal will be active-high.	Active-low	x

6.3.3 Control Signals

6.3.3.1 SLEEP

When none of the device SLEEP-disable conditions are met, a falling edge (default, or rising edge, depending on the programmed polarity) of this signal causes an ACTIVE-to-SLEEP state transition of the device. A rising edge (default, or falling edge, depending on the programmed polarity) causes a transition back to the ACTIVE state. This input signal is level-sensitive and no debouncing is applied.

While the device is in the SLEEP state, predefined resources are automatically set in their low-power mode or off. Resources can be kept in their active mode (full-load capability) by programming the SLEEP_KEEP_LDO_ON and the SLEEP_KEEP_RES_ON registers. These registers contain 1 bit per power resource. If the bit is set to 1, then that resource stays in active mode when the device is in the SLEEP state.

32KCLKOUT is also included in the SLEEP_KEEP_RES_ON register and the 32-kHz clock output is maintained in the SLEEP state if the corresponding mask bit is set.

The status (low or high) of GPO0, GPO6, GPO7, and GPO8 are also controlled by the SLEEP signal, to allow enabling and disabling of external resources during sleep.

6.3.3.2 PWRHOLD

The PWRHOLD pin can be used as a PWRHOLD signal input or as a general purpose input (GPI). The mode is selected by the AUTODEV_ON bit, which is part of the boot configuration. When AUTODEV MODE = 0, the PWRHOLD feature is selected.

Configured as PWRHOLD, when none of the device POWER ON disable conditions are met, a high level of this signal causes an OFF-to-ACTIVE state transition of the device and a low level causes a transition back to the OFF state.

This input signal is level-sensitive and no debouncing is applied. The rising and/or falling edge of PWRHOLD is highlighted through an associated interrupt if interrupt is unmasked.

When AUTODEV_ON = 1, the pin is used as a GPI. As a GPI, this input can generate a maskable interrupt from a rising or falling edge of the input. When AUTODEV_ON = 1, a rising edge of NRESPWRON also automatically sets the DEV_ON bit to 1 to maintain supplies after the switch-on sequence, thus removing the need for the processor to set the PWRHOLD signal or the DEV_ON bit.

6.3.3.3 BOOT1

This signal determines with which processor the device is working and, hence, which power-up sequence is needed. For more details, see Section 5.23.1, Switch-ON and Switch-OFF Sequences and Timing. There is no debouncing on this input signal.



6.3.3.4 NRESPWRON, NRESPWRON2

The NRESPWRON signal is used as the reset to the processor and is in the VDDIO domain. It is held low until the ACTIVE state is reached. See Section 5.23.1, Switch-ON and Switch-OFF Sequences and Timing, to get detailed timing.

The NRESPWRON2 signal is a second reset output. It follows the state of NRESPWRON but has an open-drain output with external pullup. The supply for the external pullup must not be activated before the TPS65911x device is in control of the output state (that is, not earlier than during first power-up sequence slot). In off mode, the NRESPWRON2 output has weak internal pulldown.

6.3.3.5 CLK32KOUT

This signal is the output of the 32K oscillator, which can be enabled or not during the power-on sequence, depending on the boot mode. It can be enabled and disabled by register bit, during the ACTIVE state of the device. The CLK32KOUT output can also be enabled or not during the SLEEP state of the device depending on the programming of the SLEEPMASK register.

6.3.3.6 PWRON

The PWRON input is connected to an external button. If the device is in the OFF or SLEEP state, a debounced falling edge (PWRON input low for minimum of 100 ms) causes an OFF-to-ACTIVE state or a SLEEP-to-ACTIVE state transition of the device. If the device is in active mode, then a low level on this signal generates an interrupt. If the PWRON signal is low for more than the PWON_TO_OFF_DELAY delay and the corresponding interrupt is not acknowledged by the processor within 1 second, the device goes into the OFF state. See Figure 5-2 and Figure 5-3 for PWRON behavior.

6.3.3.7 INT1

The INT1 signal (default active low) warns the host processor of any event that has occurred on the TPS65911x device. The host processor can then poll the interrupt from the interrupt status register through I²C to identify the interrupt source. A low level (default setting) indicates an active interrupt, highlighted in the INT_STS_REG register. The polarity of INT1 can be set programming the IT_POL control bit. INT1 flag active is a POWER ON enable condition during a fixed delay, t_{DOINT1} (only), when the device is in the OFF state (when NRESPWRON is low).

Any of the interrupt sources can be masked programming the INT_MSK_REG register. When an interrupt is masked its corresponding interrupt status bit is still updated, but the INT1 flag is not activated. Interrupt source masking can be used to mask a device switch-on event. Because interrupt flag active is a POWER ON enable condition, during t_{DOINT1} delay, any interrupt not masked must be cleared to allow immediate turn off of the device.

For a description of interrupt sources, see Table 6-5.

6.3.3.8 EN2 and EN1

EN2 and EN1 are the data and clock signals of the serial control interface dedicated to voltage scaling applications.

These signals can also be programmed to be used as enable signals of one or several supplies, when the device is on (NRESPWRON high). A resource assigned to EN2 or EN1 control automatically disables the serial control interface.

Programming EN1_LDO_ASS_REG, EN2_LDO_REG, and SLEEP_KEEP_LDO_ON_REG registers: EN1 and EN2 signals can be used to control the turn on/off or SLEEP state of any LDO-type supplies.

Programming EN1_SMPS_ASS_REG, EN2_SMPS_ASS_REG, and SLEEP_KEEP_RES_ON registers: EN1 and EN2 signals can be used to control the turn on/off or LOW-POWER state (PFM mode) of SMPS-type supplies.



The EN2 and EN1 signals can be used to set the output voltage of VDD1 and VDD2 SMPS from a roof to a floor value, preprogrammed in the VDD1_OP_REG, VDD2_OP_REG and VDD1_SR_REG, VDD2_SR_REG registers.

When a supply is controlled through the EN1 or EN2 signals, its state is no longer driven by the device SLEEP state.

6.3.3.9 GPIO0 to GPIO8

GPIO0, GPIO2, GPIO6, and GPIO7 can be programmed to be part of the power-up sequence and used as enable signals for external resources.

GPIO0 is a configurable I/O in the VCC7 domain. By default, its output is push-pull, driving low. GPIO0 can also be configured as an open-drain output with external pullup.

GPIO1 through GPIO8 are configurable open-drain digital I/Os in the VRTC domain. GPIO directivity, debouncing delay, and internal pullup can be programmed. By default, all are inputs with weak internal pulldown; as open-drain output an external pullup is required.

GPIO0, GPIO1, and GPIO3 through GPIO5 can be used to turn on the device if the corresponding interrupt is not masked. When configured as an input, GPIO2 cannot be used to turn on the device, even if its associated interrupt is not masked. The GPIO interrupt is level sensitive. When an interrupt is detected, before clearing the interrupt, it should first be disabled by masking it.

GPIO1 and GPIO3, which have current sink capability of 10 mA, can also be used to drive LEDs connected to a 5-V supply.

GPIO2 can be used for synchronizing DC-DC converters to an external clock. Programming DCDCCKEXT = 1, VDD1, VDD2, and VIO DCDC switching can be synchronized using a 3-MHz clock set though the GPIO2 pin. VDD1 and VDD2 will be in-phase and VIO will be phase shifted by 180 degrees.

It is recommended not to connect noisy switching signals to GPIO4 and GPIO5.

6.3.3.10 HDRST Input

HDRST is a cold reset input for the PMIC. High level at input forces the TPS65911x into off mode, causing a general reset of device to the default settings. The default state is defined by the register reset state and boot configuration. HDRST high level keeps the device in off mode. When reset is released and HDRST input goes low, the device automatically transitions to active mode. The device is kept in active mode for the period t_{DONIT1}, after which another power-on enable reason is needed to maintain the device on.

The HDRST input is in the VRTC domain and has a weak internal pulldown, which is active by default.

6.3.3.11 PWRDN

The PWRDN input is a reset input with selectable polarity (PWRDN_POL). High(low) level at input forces the TPS65911x device into off mode, causing a power-off reset. Off mode is maintained until PWRDN is released and a start-up reason (for example, PWRON button press or DEV_ON = 1) is detected. An interrupt is generated to indicate the cause for shutdown. The PWRDN input is in the VRTC domain but can tolerate a 5-V input.



6.3.3.12 Comparators: COMP1 and COMP2

The TPS65911x device has three comparators for system status detection/control. One comparator detects the voltage at pin VCC7. When VCC7 > VMBHI, the comparator initiates a NO SUPPLY-to-OFF transition and the VMBHI_IT interrupt is generated. When VCC7 < VMBLO, the comparator initiates an ACTIVE/SLEEP/OFF-to-BACKUP transition. When both VCC7 and backup battery are below VBPNR, the NO SUPPLY state is entered.

Comparators COMP1 and COMP2 detect the voltage of VCCS. Programmable comparator COMP1 is intended for detecting if battery voltage is high enough for an OFF-to-ACTIVE transition of the TPS65911x device. For an OFF-to-ACTIVE transition VCCS must be > VMBCH (main battery charged) and a level below the comparator threshold prevents the power-up sequence. The threshold can be set from 2.5 to 3.5 V with 50-mV steps through VMBCH_SEL. The comparator has debouncing so that VCCS must stay above VMBDCH (VMBCH - 0.1 V) for a debouncing period of 61 μ s. The comparator can be bypassed if the threshold selection is set to 0. The default threshold is set in the boot configuration.

In a system with a multiple-cell battery, the battery level is sensed through an external resistor divider. The TPS65911x device has an internal buffer at the VCCS input, which must be used with the external resistive divider.

In a single-cell system, VCCS and VCC7 are connected directly to the battery. The VCCS input buffer can be bypassed to minimize power consumption. The buffer bypass is controlled with the VMBBUF_BYPASS bit in the boot configuration.

COMP2 is disabled by default and can be enabled by software. The comparator trigger generates an interrupt which is programmable on the rising (VMBCH2_H_IT) or falling edge (VMBCH2_L_IT), hence the comparator can be used for detecting high or low battery scenarios. COMP2 generates an interrupt for the host. In sleep mode, this creates a wake-up interrupt for the host. In off mode, the comparator trigger generates a turnon event. In backup or no supply modes, the comparator is not active.

The COMP2 threshold can be set from 2.5 to 3.5 V with 50-mV steps. Enabling the comparator is done through the voltage threshold selection bit VMBDCH2 SEL, which is set to 0 by default.



6.3.3.13 Watchdog

The watchdog has two modes of operation.

In periodic operation, an interrupt is generated with a regular period defined by the WTCHDG_TIME setting. The IC initiates WTCHDOG shutdown if the interrupt is not cleared within the period. The watchdog interrupt WTCHDOG counter is reinitialized when NRESPWRON is low.

In interrupt mode the IC initiates WTCHDOG counter when interrupt is set pending and is cleared when interrupt is cleared. If no interrupt is cleared before watchdog expiration within WTCHDG_TIME, the device goes to off mode.

By default, periodic watchdog functionality is enabled with the maximum WTCHDG_TIME period.




Figure 6-2. Watchdog Signals

6.3.3.14 Tracking LDO

LDO4 has an optional mode where its output level follows that of VDD1, from 0.6 to 1.5 V, when VDD1 is active. When VDD1 is set to off, the LDO4 output is defined by the SEL[7:2] bits in LDO4_REG, and can be set from 0.8 to 1.5 V.

Tracking mode is enabled by setting TRACK = 1 in DCDCCTRL_REG. In initial activation, VDD1 must be enabled and allowed to settle before enabling tracking mode. After initial activation, tracking mode can be kept enabled while VDD1 is turned off. The value of TRACK is set to default (0) after any turnoff event.




Figure 6-3. Tracking LDO



6.4 PWM and LED Generators

The TPS65911x device has two LED ON/OFF signal generators, LED1 and LED2. LED1 and LED2 have independently controllable periods from 125 ms to 8 s and ON time from 62.5 to 500 ms. Within the period, one or two ON pulses can be generated (control bit LED1(2)_SEQ). The user must take care to program period and ON time correctly, because no limitation on selected values is imposed. LED1 and LED2 signals can be routed to GPIO1 and GPO3 open-drain outputs, respectively. These GPIOs have a current sink capability of 10 mA.

The PWM generator frequency and duty cycle are set by the PWM_FREQ and PWM_DUTY_CYCLE bits, respectively. The PWM generator signal can be connected to the GPIO3 or GPIO8 output. The PWM generator uses the 3-MHz clock, which is not available in off mode. To enable the PWM in sleep mode, the I2CHS KEEPON bit must be set to 1.

6.5 Dynamic Voltage Frequency Scaling and Adaptive Voltage Scaling Operation

Dynamic voltage frequency scaling (DVFS) operation: A supply voltage value corresponding to a targeted frequency of the digital core supplied is programmed in VDD1_OP_REG or VDD2_OP_REG registers.

The slew rate of the voltage supply reaching a new VDD1_OP_REG or VDD2_OP_REG programmed value is limited to 12.5 mV/µs, fixed value.

Adaptative voltage scaling (AVS) operation: A supply voltage value corresponding to a supply voltage adjustment is programmed in VDD1_SR_REG or VDD2_SR_REG registers. The supply voltage is then intended to be tuned by the digital core supplied, based its performance self-evaluation. The slew rate of VDD1 or VDD2 voltage supply reaching a new programmed value is programmable though the VDD1_REG or VDD2_REG register, respectively.

A serial control interface (optional mode for EN1 and EN2 pins) can be dedicated to voltage scaling applications, to give dedicated access to the VDD1_OP_REG, VDD1_SR_REG and VDD2_OP_REG, VDD2 SR REG registers.

A general-purpose serial control interface (CTL-I²C) also gives access to these registers, if the SR_CTL_I2C_SEL control bit is set to 1 in the DEVCTRL_REG register (default inactive).

Both control interfaces are compliant with HS-I²C specification (100 Kbps, 400 Kbps, or 3.4 Mbps).

6.6 32-kHz RTC Clock

The TPS65911x device can provide a 32-kHz clock to the platform through the CLK32KOUT output, when a crystal is connected.

Alternatively, the device can accept a square-wave 32-kHz clock signal applied to OSC32IN input (OSC32KOUT kept floating) and gate the clock to CLK32OUT. This clock must be present for any state of the EPC except the NO SUPPLY state. The TPS65911x device also has an internal 32-kHz RC oscillator to reduce the BOM if an accurate clock is not needed by the system.

Default selection of a 32-kHz RC oscillator versus 32-kHz crystal oscillator or external square-wave 32-kHz clock depends on the boot configuration setting for the CK32K_CTRL bit.

Switching from the 32-kHz RC oscillator to the 32-kHz crystal oscillator or external square-wave 32-kHz clock can also be programmed though the DEVCTRL REG register.







Figure 6-4. Crystal Oscillator 32-kHz Clock

6.7 Real Time Clock (RTC)

The RTC, which is driven by the 32-kHz clock, provides the alarm and timekeeping functions. The RTC is kept supplied when the device is in the OFF state or the BACKUP state.

The main functions of the RTC block are:

- Time information (seconds/minutes/hours) directly in binary-coded decimal (BCD) format
- Calendar information (Day/Month/Year/Day of the week) directly in BCD code up to year 2099
- Programmable interrupts generation: The RTC can generate two interrupts: a timer interrupt RTC_PERIOD_IT periodically (1s/1m/1h/1d period) and an alarm interrupt RTC_ALARM_IT at a precise time of the day (alarm function). These interrupts are enabled using IT_ALARM and IT_TIMER control bits. Periodically interrupts can be masked during the SLEEP period to avoid host interruption and are automatically unmasked after SLEEP wakeup (using the IT_SLEEP_MASK_EN control bit).
- Oscillator frequency calibration and time correction



Copyright © 2016, Texas Instruments Incorporated

Figure 6-5. RTC Digital Section Block Diagram

6.7.1 Time Calendar Registers

All the time and calendar information is available in these dedicated registers, called TC registers. Values of the TC registers are written in BCD format.

- 1. Years data ranges from 00 to 99
 - Leap year = Year divisible by four (2000, 2004, 2008, 2012...)
 - Common year = other years
- 2. Months data ranges from 01 to 12
- 3. Days value ranges from:
 - 1 to 31 when months are 1, 3, 5, 7, 8, 10, 12
 - 1 to 30 when months are 4, 6, 9, 11
 - 1 to 29 when month is 2 and year is a leap year
 - 1 to 28 when month is 2 and year is a common year
- 4. Weeks value ranges from 0 to 6
- 5. Hours value ranges from 00 to 23 in 24-hour mode and ranges from 1 to 12 in AM/PM mode
- 6. Minutes value ranges from 0 to 59
- 7. Seconds value ranges from 0 to 59

To modify the current time, software writes the new time into TC registers to fix the time/calendar information. The processor can write into the TC registers without stopping the RTC. In addition, software can stop the RTC by clearing the STOP_RTC bit of the control register and check the RUN bit of the status to be sure that the RTC is frozen, then update the TC values, and then restart the RTC by setting STOP_RTC bit.

Example: Time is 10H54M36S PM (PM_AM mode set), 2008 September 5, previous register values are:

Table 6-4. RTC Registers Example

Register	Value
SECONDS_REG	0x36
MINUTES_REG	0x54



Table 6-4. RTC Registers Example (continued)

Register	Value
HOURS_REG	0x90
DAYS_REG	0x05
MONTHS_REG	0x09
YEARS_REG	0x08

The user can round to the closest minute, by setting the ROUND_30S register bit. TC values are set to the closest minute value at the next second. The ROUND_30S bit is automatically cleared when the rounding time is performed.

Example:

- If current time is 10H59M45S, a round operation changes time to 11H00M00S.
- If current time is 10H59M29S, a round operation changes time to 10H59M00S.

6.7.2 General Registers

Software can access the RTC_STATUS_REG and RTC_CTRL_REG registers at any time (except for the RTC_CTRL_REG[5] bit, which must be changed only when the RTC is stopped).

6.7.3 Compensation Registers

The RTC_COMP_MSB_REG and RTC_COMP_LSB_REG registers must respect the available access period. These registers must be updated before each compensation process. For example, software can load the compensation value into these registers after each hour event, during an available access period.




Figure 6-6. RTC Compensation Scheduling



This drift can be balanced to compensate for any inaccuracy of the 32-kHz oscillator. Software must calibrate the oscillator frequency, calculate the drift compensation versus 1-hour time period; and then load the compensation registers with the drift compensation value. Indeed, if the AUTO_COMP_EN bit in the RTC_CTRL_REG is enabled, the value of COMP_REG (in twos-complement) is added to the RTC 32-kHz counter at each hour and 1 second. When COMP_REG is added to the RTC 32-kHz counter, the duration of the current second becomes (32768 – COMP_REG)/32768s; so, the RTC can be compensated with a 1/32768 s/hour time unit accuracy.

NOTE

The compensation is considered once written into the registers.

6.8 Backup Battery Management

The device includes a backup battery switch connecting the VRTC regulator input to a main battery (VCC7) or to a backup battery (VBACKUP), depending on the voltage value of the battery.

The VRTC supply can then be maintained during a BACKUP state as long as the input voltage is high enough (> VBNPR threshold). Below the VBNPR voltage threshold, the digital core of the device is set under reset by internal signal Power-on Reset (POR).

The backup domain functions which are always supplied from VRTC are:

- The internal 32-kHz oscillator
- · Backup registers

The backup battery can be charged from the main battery through an embedded charger. The backup battery charge voltage and enable is controlled through BBCH_REG register programming. This register content is maintained during the device BACKUP state.

Hence, when enabled, the backup battery charge is maintained as long as the main battery voltage is higher than the VMBLO threshold and the backup battery voltage.

6.9 Backup Registers

As part of the RTC, the device contains five 8-bit registers that can be used for storage by the application firmware when the external host is powered down. These registers retain their content as long as the VRTC is active.

6.10 I²C Interface

A general-purpose serial control interface (CTL-I²C) allows read and write access to the configuration registers of all resources of the system.

A second serial control interface (optional mode for EN1 and EN2 pins) can be dedicated to DVFS.

Both control interfaces are compliant with the HS-I²C specification.

These interfaces support the standard slave mode (100 Kbps), fast mode (400 Kbps), and high-speed mode (3.4 Mbps). The general-purpose I^2C module using one slave hard-coded address (ID1 = 2Dh). The voltage scaling dedicated I^2C module uses one slave hard-coded address (ID0 = 12h). The master mode is not supported.

Addressing:

The device supports seven-bit mode addressing.

It does not support the following features:

- 10-bit addressing
- General call



6.10.1 Access Protocols

For compatibility, the I²C interfaces in the TPS65911x device use the same read/write protocol as other TI power ICs, based on an internal register size of 8 bits. Supported transactions are described in the following sections.

6.10.1.1 Single Byte Access

A write access is initiated by a first byte including the address of the device (7 MSBs) and a write command (LSB), a second byte provides the address (8 bits) of the internal register, and the third byte represents the data to be written in the internal register, see Figure 6-7.

A read access is initiated by:

- A first byte, including the address of the device (7 MSBs) and a write command (LSB)
- · A second byte, providing the address (8 bits) of the internal register
- A third byte, including again the device address (7 MSBs) and the read command (LSB)

The device replies by sending a fourth byte representing the content of the internal register (see Figure 6-8).




Figure 6-7. I²C Write Access Single Byte




Figure 6-8. I²C Read Access Single Byte

6.10.1.2 Multiple Byte Access to Several Adjacent Registers

A write access is initiated by:

- A first byte, including the address of the device (7 MSBs) and a write command (LSB)
- A second byte, providing the base address (8 bits) of the internal registers

The following N bytes represent the data to be written in the internal register starting at the base address and incremented by one at each data byte (see Figure 6-9).

A read access is initiated by:

- A first byte, including the address of the device (7 MSBs) and a write command (LSB)
- · A second byte, providing the base address (8 bits) of the internal register
- A third byte, including again the device address (7 MSBs) and the read command (LSB)

The device replies by sending a fourth byte, representing the content of the internal registers, starting at the base address and next consecutive ones (see Figure 6-10).




Figure 6-9. I²C Write Access Multiple Bytes




Figure 6-10. I²C Read Access Multiple Bytes

6.11 Thermal Monitoring and Shutdown

A thermal protection module monitors the junction temperature of the device versus two thresholds:

- Hot-die temperature threshold
- Thermal shutdown temperature threshold

When the hot-die temperature threshold is reached, an interrupt is sent to software to close the noncritical running tasks.

When the thermal shutdown temperature threshold is reached, the TPS65911x device is set under reset and a transition to OFF state is initiated. Then the POWER ON enable conditions of the device are not considered until the die temperature has decreased below the hot-die threshold. Hysteresis is applied to the hot-die and shutdown thresholds, when detecting a falling edge of temperature, and both detections are debounced to avoid any parasitic detection.

The TPS65911x device allows programming of four hot-die temperature thresholds to increase the flexibility of the system.

By default, the thermal protection is enabled in ACTIVE state, but can be disabled through programming the THERM_REG register. The thermal protection can be enabled in SLEEP state programming the SLEEP_KEEP_RES_ON register. The thermal protection is automatically enabled during an OFF-to-ACTIVE state transition and is kept enabled in OFF state after a switch-off sequence caused by a thermal shutdown event. Transition to OFF state sequence caused by a thermal shutdown event is highlighted in the INT_STS_REG status register. Recovery from this OFF state is initiated (switch-on sequence) when the die temperature falls below the hot-die temperature threshold.

Hot-die and thermal shutdown temperature threshold detection states can be monitored or masked by reading or programming the THERM_REG register. The hot-die interrupt can be masked by programming the INT_MSK_REG register.

6.12 Interrupts

Table 6-5. Interrupt Sources

Interrupt	Description
RTC ALARM IT	RTC alarm event: Occurs at programmed determinate date and time
KTC_ALARM_II	(running in ACTIVE, OFF, and SLEEP state, default inactive)
RTC_PERIOD_IT	RTC periodic event: Occurs at programmed regular period of time (every second or minute) (running in ACTIVE, OFF, and SLEEP state, default inactive)



Table 6-5. Interrupt Sources (continued)

Interrupt	Description
HOT_DIE_IT	The embedded thermal monitoring module has detected a die temperature above the hot-die detection threshold (running in ACTIVE and SLEEP state).
	Level sensitive interrupt.
PWRHOLD_R_IT	PWRHOLD signal rising edge
PWRHOLD_F_IT	PWRHOLD signal falling-edge
PWRON_LP_IT	PWRON is low during more than the long-press delay: PWON_TO_OFF_DELAY (can be disabled though register programming).
PWRON_IT	PWRON is low while the device is on (running in ACTIVE and SLEEP state). Level-sensitive interrupt.
VMBHI_IT	The battery voltage rise above the VMBHI threshold: NO SUPPLY-to-OFF or BACKUP-to-OFF device states transition (first battery plug or battery voltage bounce detection)
VMBDCH_IT	The battery voltage fall down below the VMBDCH threshold: the minimum operating voltage of power supplies.
GPIO0_R_IT	GPIO_CKSYNC rising-edge detection
GPIO0_F_IT	GPIO_CKSYNC falling-edge detection
VMBCH2_H_IT	Comparator 2 input above threshold detection
VMBCH2_L_IT	Comparator 2 input below threshold detection
GPIO1_R_IT	GPIO1 rising-edge detection
GPIO1_F_IT	GPIO1 falling-edge detection
GPIO2_R_IT	GPIO2 rising-edge detection
GPIO2_F_IT	GPIO2 falling-edge detection
GPIO3_R_IT	GPIO3 rising-edge detection
GPIO3_F_IT	GPIO3 falling-edge detection
GPIO4_R_IT	GPIO4 rising-edge detection
GPIO4_F_IT	GPIO4 falling-edge detection
GPIO5_R_IT	GPIO5 rising-edge detection
GPIO5_F_IT	GPIO5 falling-edge detection
WTCHDG_IT	Watchdog interrupt
PWRDN_IT	PWRDN reset interrupt

6.13 Functional Registers

The possible device reset domains are:

- Full reset: All digital logic of device is reset.
 - Caused by POR (power on reset) when VCC7 < VBNPR and BB < VBNPR
- · General reset: No impact on RTC, backup registers or interrupt status.
 - Caused by PWON_LP_RST bit set high or
 - DEV_OFF_RST bit set high or
 - HDRST input set high
- Turnoff OFF: Power reinitialization in off/backup mode.

In the following register description, reset domain for each register is defined at the register table heading.

NOTE

DCDCCTRL_REG and DEVCTRL2_REG have bits in two reset domains.

Comment "Default value: See boot configuration" indicates that bit default value is set in boot configuration and not by register Reset value."



6.13.1 TPS65911_FUNC_REG Registers Mapping Summary

Table 6-6. TPS65911_FUNC_REG Register Summary⁽¹⁾

Register Name	Туре	Register Width (Bits)	Register Reset	Address Offset
SECONDS_REG	RW	8	0x00	0x00
MINUTES_REG	RW	8	0x00	0x01
HOURS_REG	RW	8	0x00	0x02
DAYS_REG	RW	8	0x01	0x03
MONTHS_REG	RW	8	0x01	0x04
YEARS_REG	RW	8	0x00	0x05
WEEKS REG	RW	8	0x00	0x06
ALARM_SECONDS_REG	RW	8	0x00	0x08
ALARM_MINUTES_REG	RW	8	0x00	0x09
ALARM_HOURS_REG	RW	8	0x00	0x0A
	RW	8	0x00	0x0B
ALARM_DAYS_REG	RW	8		
ALARM_MONTHS_REG			0x01	0x0C
ALARM_YEARS_REG	RW	8	0x00	0x0D
RTC_CTRL_REG	RW	8	0x00	0x10
RTC_STATUS_REG	RW	8	0x80	0x11
RTC_INTERRUPTS_REG	RW	8	0x00	0x12
RTC_COMP_LSB_REG	RW	8	0x00	0x13
RTC_COMP_MSB_REG	RW	8	0x00	0x14
RTC_RES_PROG_REG	RW	8	0x27	0x15
RTC_RESET_STATUS_REG	RW	8	0x00	0x16
BCK1_REG	RW	8	0x00	0x17
BCK2_REG	RW	8	0x00	0x18
BCK3_REG	RW	8	0x00	0x19
BCK4_REG	RW	8	0x00	0x1A
BCK5_REG	RW	8	0x00	0x1B
PUADEN_REG	RW	8	0x1F	0x1C
REF_REG	RO	8	0x01	0x1D
VRTC_REG	RW	8	0x01	0x1E
VIO_REG	RW	8	0x05	0x20
VDD1_REG	RW	8	0x0D	0x21
VDD1_OP_REG	RW	8	0x33	0x22
VDD1_SR_REG	RW	8	0x33	0x23
VDD2_REG	RW	8	0x0D	0x24
VDD2_OP_REG	RW	8	0x4B	0x25
VDD2_SR_REG	RW	8	0x4B	0x26
VDDCRTL_REG	RW	8	0x00	0x27
VDDCRTL_OP_REG	RW	8	0x03	0x28
VDDCRTL_SR_REG	RW	8	0x03	0x29
LDO1_REG	RW	8	0x15	0x30
LDO2_REG	RW	8	0x15	0x31
LDO5_REG	RW	8	0x00	0x32
LDO8_REG	RW	8	0x09	0x33
LDO7_REG	RW	8	0x0D	0x34
LDO6_REG	RW	8	0x0D 0x21	0x35
LDOU INLO	1		UAZ I	UNUU

Register reset values are for fixed boot mode. (1)



Table 6-6. TPS65911_FUNC_REG Register Summary⁽¹⁾ (continued)

Register Name	Туре	Register Width (Bits)	Register Reset	Address Offset
LD03_REG	RW	8	0x00	0x37
THERM_REG	RW	8	0x0D	0x38
BBCH_REG	RW	8	0x00	0x39
DCDCCTRL_REG	RW	8	0x39	0x3E
DEVCTRL_REG	RW	8	0x0000 0014	0x3F
DEVCTRL2_REG	RW	8	0x0000 0036	0x40
SLEEP_KEEP_LDO_ON_REG	RW	8	0x00	0x41
SLEEP_KEEP_RES_ON_REG	RW	8	0x00	0x42
SLEEP_SET_LDO_OFF_REG	RW	8	0x00	0x43
SLEEP_SET_RES_OFF_REG	RW	8	0x00	0x44
EN1_LDO_ASS_REG	RW	8	0x00	0x45
EN1_SMPS_ASS_REG	RW	8	0x00	0x46
EN2_LDO_ASS_REG	RW	8	0x00	0x47
EN2_SMPS_ASS_REG	RW	8	0x00	0x48
INT_STS_REG	RW	8	0x06	0x50
INT_MSK_REG	RW	8	0xFF	0x51
INT_STS2_REG	RW	8	0xA8	0x52
INT_MSK2_REG	RW	8	0xFF	0x53
INT_STS3_REG	RW	8	0x5A	0x54
INT_MSK3_REG	RW	8	0xFF	0x55
GPIO0_REG	RW	8	0x07	0x60
GPIO1_REG	RW	8	0x08	0x61
GPIO2_REG	RW	8	0x08	0x62
GPIO3_REG	RW	8	0x08	0x63
GPIO4_REG	RW	8	0x08	0x64
GPIO5_REG	RW	8	0x08	0x65
GPIO6_REG	RW	8	0x05	0x66
GPIO7_REG	RW	8	0x05	0x67
GPIO8_REG	RW	8	0x08	0x68
WATCHDOG_REG	RW	8	0x07	0x69
VMBCH_REG	RW	8	0x1E	0x6A
VMBCH2_REG	RW	8	0x00	0x6B
LED_CTRL1_REG	RW	8	0x00	0x6C
LED_CTRL2_REG1	RW	8	0x00	0x6D
PWM_CTRL1_REG	RW	8	0x00	0x6E
PWM_CTRL2_REG	RW	8	0x00	0x6F
SPARE_REG	RW	8	0x00	0x70
VERNUM_REG	RO	8	0x00	0x80



6.13.2 TPS65911_FUNC_REG Register Descriptions

Table 6-7. SECONDS_REG

Address Offset		0x00					
Physical Addres	ss			Instance		(RESET DOMAIN	: FULL RESET)
Description		RTC register for	for seconds				
Туре		RW					
7	6	5	4	3	2	1	0
Reserved	SEC1			SEC0			

Bits	Field Name	Description	Туре	Reset
7	Reserved	Reserved bit	RO R returns 0s	0
6:4	SEC1	Second digit of seconds (range is 0 up to 5)	RW	0x0
3:0	SEC0	First digit of seconds (range is 0 up to 9)	RW	0x0

Table 6-8. MINUTES_REG

Address Offset		0x01					
Physical Addres	ss			Instance	(RESET DOMAIN	: FULL RESET)
Description		RTC register for minutes					
Туре		RW					
7	6	5	4	3	2	1	0
Reserved	MIN1			MINO			

Bits	Field Name	Description	Туре	Reset
7	Reserved	Reserved bit	RO R returns 0s	0
6:4	MIN1	Second digit of minutes (range is 0 up to 5)	RW	0x0
3:0	MIN0	First digit of minutes (range is 0 up to 9)	RW	0x0

Table 6-9. HOURS_REG

Address Offset		0x02					
Physical Addres	ss	Instance (RESET DOMAIN: FUL			: FULL RESET)		
Description		RTC register for	hours				
Туре		RW					
7	6	5	4	3	2	1	0
PM_NAM	Reserved	НС	UR1	HOUR0			

Bits	Field Name	Description	Туре	Reset
7	PM_NAM	Only used in PM_AM mode (otherwise it is set to 0) 0 is AM 1 is PM	RW	0
6	Reserved	Reserved bit	RO R returns 0s	0
5:4	HOUR1	Second digit of hours(range is 0 up to 2)	RW	0x0
3:0	HOUR0	First digit of hours (range is 0 up to 9)	RW	0x0



Table 6-10. DAYS_REG

Address Offset		0x03					
Physical Address				Instance	(RESET DOMAIN	: FULL RESET)
Description		RTC register for	days				
Туре		RW					
7	6	5	4	3	2	1	0
Rese	rved	DA	·Υ1	DAY0			

Bits	Field Name	Description	Туре	Reset
7:6	Reserved	Reserved bit	RO R returns 0s	0x0
5:4	DAY1	Second digit of days (range is 0 up to 3)	RW	0x0
3:0	DAY0	First digit of days (range is 0 up to 9)	RW	0x1

Table 6-11. MONTHS_REG

Address Offset	:	0x04					
Physical Addre	Address Instance (RESET DOMAIN: FULL RE					: FULL RESET)	
Description		RTC register for	r months				
Туре		RW					
7	6	5	4	3 2 1 0			
	Reserved		MONTH1	MONTH0			

Bits	Field Name	Description	Туре	Reset
7:5	Reserved	Reserved bit	RO R returns 0s	0x0
4	MONTH1	Second digit of months (range is 0 up to 1)	RW	0
3:0	MONTH0	First digit of months (range is 0 up to 9)	RW	0x1

Table 6-12. YEARS_REG

Address Offset		0x05					
Physical Address	3			Instance	(RESET DOMAIN	: FULL RESET)
Description		RTC register for day of the week					
Туре		RW					
7	6	5	4	3	2	1	0
YEAR1				YEA	R0		

Bits	Field Name	Description	Туре	Reset
7:4	YEAR1	Second digit of years (range is 0 up to 9)	RW	0x0
3:0	YEAR0	First digit of years (range is 0 up to 9)	RW	0x0

Table 6-13. WEEKS_REG

Address Offset	0x06		
Physical Address	lı	nstance	(RESET DOMAIN: FULL RESET)
Description	RTC register for day of the week		
Туре	RW		



7	6	5	4	3	2	1	0
		Reserved				WEEK	

Bits	Field Name	Description	Туре	Reset
7:3	Reserved	Reserved bit	RO R returns 0s	0x00
2:0	WEEK	First digit of day of the week (range is 0 up to 6)	RW	0

Table 6-14. ALARM_SECONDS_REG

Address Offset		0x08						
Physical Addres	ss			Instance	e (RESET DOMAIN: FULL RESET)			
Description		RTC register for	alarm programmation for seconds					
Туре		RW						
7	6	5 4 3 2 1 0					0	
Reserved		ALARM_SEC1	·	ALARM_SEC0				

Bits	Field Name	Description	Туре	Reset
7	Reserved	Reserved bit	RO R returns 0s	0
6:4	ALARM_SEC1	Second digit of alarm programmation for seconds (range is 0 up to 5)	RW	0x0
3:0	ALARM_SEC0	First digit of alarm programmation for seconds (range is 0 up to 9)	RW	0x0

Table 6-15. ALARM_MINUTES_REG

Address Offset		0x09						
Physical Addres	ss		Instance (RESET DOMAIN: FULL RESE					
Description		RTC register for	TC register for alarm programmation for minutes					
Туре		RW						
7	6	5	4	3	2	1	0	
Reserved		ALARM_MIN1	•	ALARM_MIN0				

Bits	Field Name	Description	Туре	Reset
7	Reserved	Reserved bit	RO R returns 0s	0
6:4	ALARM_MIN1	Second digit of alarm programmation for minutes (range is 0 up to 5)	RW	0x0
3:0	ALARM_MIN0	First digit of alarm programmation for minutes (range is 0 up to 9)	RW	0x0

Table 6-16. ALARM_HOURS_REG

Address Offset		0x0A					
Physical Addres	ss			Instance (RESET DOMAIN: FULL RESET)			
Description		RTC register for	alarm programma	nation for hours			
Type RW							
7	6	5	5 4 3 2 1				0
ALARM_PM_N AM	Reserved	ALARM.	_HOUR1	ALARM_HOUR0			



Bits	Field Name	Description	Type	Reset
7	ALARM_PM_ NAM	Only used in PM_AM mode for alarm programmation (otherwise it is set to 0) 0 is AM 1 is PM	RW	0
6	Reserved	Reserved bit	RO R returns 0s	0
5:4	ALARM_HOUR1	Second digit of alarm programmation for hours(range is 0 up to 2)	RW	0x0
3:0	ALARM_HOUR0	First digit of alarm programmation for hours (range is 0 up to 9)	RW	0x0

Table 6-17. ALARM_DAYS_REG

Address Offset		0x0B						
Physical Address		Instance (RESET DOMAIN: FULL RESET)						
Description		RTC register for	alarm programma	ation for days				
Туре		RW						
7	6	5	4	3 2 1 0				
Reserved		ALARI	M_DAY1	ALARM_DAY0				

Bits	Field Name	Description	Туре	Reset
7:6	Reserved	Reserved bit	RO R Special	0x0
5:4	ALARM_DAY1	Second digit of alarm programmation for days (range is 0 up to 3)	RW	0x0
3:0	ALARM_DAY0	First digit of alarm programmation for days (range is 0 up to 9)	RW	0x1

Table 6-18. ALARM_MONTHS_REG

Address Offset		0x0C					
Physical Address				Instance	(RESET DOMAIN	: FULL RESET)
Description		RTC register for	alarm programma	tion for months			
Туре		RW					
7	6	5	4	3	2	1	0
Reserved			ALARM_ MONTH1		ALARM_	MONTH0	

Bits	Field Name	Description	Туре	Reset
7:5	Reserved	Reserved bit	RO R returns 0s	0x0
4	ALARM_MONTH1	Second digit of alarm programmation for months (range is 0 up to 1)	RW	0
3:0	ALARM_MONTH0	First digit of alarm programmation for months (range is 0 up to 9)	RW	0x1

Table 6-19. ALARM_YEARS_REG

Address Offset	0x0D		
Physical Address		Instance	(RESET DOMAIN: FULL RESET)
Description	RTC register for alarm pro-	grammation for years	
Туре	RW		



7	6	5	4	3	2	1	0
	ALARM	_YEAR1			ALARM_	_YEAR0	

Bits	Field Name	Description	Туре	Reset
7:4	ALARM_YEAR1	Second digit of alarm programmation for years (range is 0 up to 9)	RW	0x0
3:0	ALARM_YEAR0	First digit of alarm programmation for years (range is 0 up to 9)	RW	0x0

Table 6-20. RTC_CTRL_REG

Address Offset		0x10					
Physical Addres	ss	Instance (RESET DOMAIN: FULL RESE					
Description		RTC control regi NOTES: A dumn ROUND_30S bit	ny read of this reg	ister is necessary	before each I ² C r	ead in order to up	date the
Type		RW					
7 6		5	4	3	2	1	0
RTC_V_OPT	GET_TIME	SET_32_ COUNTER	TEST_MODE	MODE_12_24	AUTO_COMP	ROUND_30S	STOP_RTC

Bits	Field Name	Description	Туре	Reset
7	RTC_V_OPT	RTC date/time register selection: 0: Read access directly to dynamic registers (SECONDS_REG, MINUTES_REG, HOURS_REG, DAYS_REG, MONTHS_REG, YEAR_REG, WEEKS_REG) 1: Read access to static shadowed registers: (see GET_TIME bit).	RW	0
6	GET_TIME	When writing a 1 into this register, the content of the dynamic registers (SECONDS_REG, MINUTES_REG, HOURS_REG, DAYS_REG, MONTHS_REG, YEAR_REG and WEEKS_REG) is transferred into static shadowed registers. Each update of the shadowed registers needs to be done by re-asserting GET_TIME bit to 1 (that is: reset it to 0 and then rewrite it to 1)	RW	0
5	SET_32_COUNTER	0: No action 1: set the 32-kHz counter with COMP_REG value. It must only be used when the RTC is frozen.	RW	0
4	TEST_MODE	Structional mode stru	RW	0
3	MODE_12_24	O: 24 hours mode 1: 12 hours mode (PM-AM mode) It is possible to switch between the two modes at any time without disturbed the RTC, read or write are always performed with the current mode.	RW	0
2	AUTO_COMP	No auto compensation Auto compensation enabled	RW	0
1	ROUND_30S	O: No update 1: When a one is written, the time is rounded to the closest minute. This bit is a toggle bit, the microcontroller can only write one and RTC clears it. If the microcontroller sets the ROUND_30S bit and then read it, the microcontroller will read one until the rounded to the closet.	RW	0
0	STOP_RTC	0: RTC is frozen 1: RTC is running	RW	0

Table 6-21. RTC_STATUS_REG

Address Offset	0x11		
Physical Address		Instance	(RESET DOMAIN: FULL RESET)



Table 6-21. RTC_STATUS_REG (continued)

Description	RTC status register: NOTES: A dummy read of this register is necessary before each register value.					n I ² C read in order to update the status		
Type		RW						
7	6	5	4	3	2	1	0	
POWER_UP	ALARM	EVENT_1D	EVENT_1H	EVENT_1M	EVENT_1S	RUN	Reserved	

Bits	Field Name	Description	Туре	Reset
7	POWER_UP	Indicates that a reset occurred (bit cleared to 0 by writing 1). POWER_UP is set by a reset, is cleared by writing one in this bit.	RW	1
6	ALARM	Indicates that an alarm interrupt has been generated (bit clear by writing 1). The alarm interrupt keeps its low level, until the microcontroller write 1 in the ALARM bit of the RTC_STATUS_REG register. The timer interrupt is a low-level pulse (15 µs duration).	RW	0
5	EVENT_1D	One day has occurred	RO	0
4	EVENT_1H	One hour has occurred	RO	0
3	EVENT_1M	One minute has occurred	RO	0
2	EVENT_1S	One second has occurred	RO	0
1	RUN	O: RTC is frozen 1: RTC is running This bit shows the real state of the RTC, indeed because of STOP_RTC signal was resynchronized on 32-kHz clock, the action of this bit is delayed.	RO	0
0	Reserved	Reserved bit	RO R returns 0s	0

Table 6-22. RTC_INTERRUPTS_REG

Address Offset		0x12					
Physical Address				Instance		(RESET DOMAIN	: FULL RESET)
Description		RTC interrupt co	ontrol register				
Туре		RW					
7	6	5	4	3	2	1	0
	Reserved		IT_SLEEP_ MASK_EN	IT_ALARM	IT_TIMER	EVE	≣RY

Bits	Field Name	Description	Туре	Reset
7:5	Reserved	Reserved bit	RO R returns 0s	0x0
4	IT_SLEEP_MASK_E N	1: Mask periodic interrupt while the TPS65911x device is in SLEEP mode. Interrupt event is back up in a register and occurred as soon as the TPS65911x device is no more in SLEEP mode. 0: Normal mode, no interrupt masked	RW	0
3	IT_ALARM	Enable one interrupt when the alarm value is reached (TC ALARM registers) by the TC registers	RW	0
2	IT_TIMER	Enable periodic interrupt 0: interrupt disabled 1: interrupt enabled	RW	0
1:0	EVERY	Interrupt period 00: every second 01: every minute 10: every hour 11: every day	RW	0x0



Table 6-23. RTC_COMP_LSB_REG

Address Offset		0x13						
Physical Address				Instance	(RESET DOMAIN	N: FULL RESET)	
Description		RTC compensation register (LSB) Notes: This register must be written in 2-complement. This means that to add one 32-kHz oscillator period every hour, microcontroller needs to write FFFF into RTC_COMP_MSB_REG and RTC_COMP_LSB_REG. To remove one 32-kHz oscillator period every hour, microcontroller needs to write 0001 into RTC_COMP_MSB_REG and RTC_COMP_LSB_REG. The 7FFF value is forbidden.						
Туре		RW						
7	6	5 4 3 2 1 0						
	RTC_COMP_LSB							

Bits	Field Name	Description	Туре	Reset
7:0	RTC_COMP_LSB	This register contains the number of 32-kHz periods to be added into the 32-kHz counter every hour [LSB]	RW	0x00

Table 6-24. RTC_COMP_MSB_REG

Address Offset		0x14					
Physical Addres	ss			Instance		(RESET DOMAIN	: FULL RESET)
Description			ion register (MSB) _COMP_LSB_RE				
Туре		RW					
7	6	5	4	3	2	1	0
			RTC_CO	MP_MSB			

Bits	Field Name	Description	Туре	Reset
7:0	RTC_COMP_MSB	This register contains the number of 32-kHz periods to be added into the 32-kHz counter every hour [MSB]	RW	0x00

Table 6-25. RTC_RES_PROG_REG

Address Offset		0x15					
Physical Address				Instance		(RESET DOMAIN	: FULL RESET)
Description		RTC register cor	ntaining oscillator r	esistance value			
Туре		RW					
7	6	5	4	3	2	1	0
Rese	rved			SW_RES	S_PROG		

Bits	Field Name	Description	Туре	Reset
7:6	Reserved	Reserved bit	RO R returns 0s	0x0
5:0	SW_RES_PROG	Value of the oscillator resistance	RW	0x27

Table 6-26. RTC_RESET_STATUS_REG

Address Offset	0x16		
Physical Address		Instance	(RESET DOMAIN: FULL RESET)
Description	RTC register for reset status		



Table 6-26. RTC_RESET_STATUS_REG (continued)

Туре		RW					
7	6	5	4	3	2	1	0
			Reserved				RESET_ STATUS

Bits	Field Name	Description	Type	Reset
7:1	Reserved	Reserved bit	RO R returns 0s	0x0
0	RESET_STATUS	This bit can only be set to one and is cleared when a manual reset or a POR (VBAT < 2.1) occurs. If this bit is reset it means that the RTC has lost its configuration.	RW	0

Table 6-27. BCK1_REG

Address Offset		0x17							
Physical Address			Instance (RESET DOMAIN: FULL RESET)						
Description			Backup register which can be used for storage by the application firmware when the external host is powered down. These registers will retain their content as long as the VRTC is active.						
Туре		RW							
7	6	5	4	3	2	1	0		
			BCI	KUP					

Bits	Field Name	Description	Туре	Reset
7:0	BCKUP	Backup bit	RW	0x00

Table 6-28. BCK2_REG

Address Offset		0x18							
Physical Address			Instance (RESET DOMAIN: FULL RESET)						
Description			Backup register which can be used for storage by the application firmware when the external host is powered down. These registers will retain their content as long as the VRTC is active.						
Туре		RW							
7	6	5	4	3	2	1	0		
			BCł	KUP					

Bits	Field Name	Description	Туре	Reset
7:0	BCKUP	Backup bit	RW	0x00

Table 6-29. BCK3_REG

Address Offset		0x19					
Physical Address Instance (RI					Instance (RESET DOMAIN: FULL RESET)		
Description			ster which can be used for storage by the application firmware when the external host is vn. These registers will retain their content as long as the VRTC is active.				
Туре		RW					
7	6	5	4	3	2	1	0
			BCI	KUP			



Bits	Field Name	Description	Туре	Reset
7:0	BCKUP	Backup bit	RW	0x00

Table 6-30. BCK4_REG

Address Offset		0x1A					
Physical Address	Physical Address Instance (RESET DOMAIN: FUL				: FULL RESET)		
Description			er which can be used for storage by the application firmware when the external host is n. These registers will retain their content as long as the VRTC is active.				
Туре		RW					
7	6	5	4	3	2	1	0
			BCł	KUP			

Bits	Field Name	Description	Type	Reset
7:0	BCKUP	Backup bit	RW	0x00

Table 6-31. BCK5_REG

Address Offset		0x1B						
Physical Address				Instance	(RESET DOMAIN	: FULL RESET)	
Description			p register which can be used for storage by the application firmware when the external host is ed down. These registers will retain their content as long as the VRTC is active.					
Туре		RW						
7	6	5	4	3	2	1	0	
			BCI	KUP				

Bits	Field Name	Description	Type	Reset
7:0	BCKUP	Backup bit	RW	0x00

Table 6-32. PUADEN_REG

Address Offset		0x1C					
Physical Addres	ss			Instance		(RESET DOMAIN RESET)	: GENERAL
Description		Pullup/pulldown	control register.				
Туре		RW					
7	6	5	4	3	2	1	0
Reserved	I2CCTLP	I2CSRP	PWRONP	SLEEPP	PWRHOLDP	HDRSTP	NRESPWRON 2P

Bits	Field Name	Description	Туре	Reset
7	Reserved		RO	0
6	I2CCTLP	SDACTL and SCLCTL pullup control: 1: Pullup is enabled 0: Pullup is disabled	RW	0
5	I2CSRP	SDASR and SCLSR pullup control: 1: Pullup is enabled 0: Pullup is disabled	RW	0
4	PWRONP	PWRON pad pullup control: 1: Pullup is enabled 0: Pullup is disabled	RW	1



Bits	Field Name	Description	Туре	Reset
3	SLEEPP	SLEEP pad pulldown control: 1: Pulldown is enabled 0: Pulldown is disabled	RW	1
2	PWRHOLDP	PWRHOLD pad pulldown control: 1: Pulldown is enabled 0: Pulldown is disabled	RW	1
1	HDRSTP	HDRST pad pulldown control: 1: Pulldown is enabled 0: Pulldown is disabled	RW	1
0	NRESPWRON2P	NRESPWRON2 pad control: 1: Pulldown is enabled 0: Pulldown is disabled	RW	1

Table 6-33. REF_REG

Address Offset		0x1D					
Physical Address				Instance		(RESET DOMAIN RESET)	I: TURNOFF OFF
Description		Reference contr	ol register				
Туре	Type RO						
7	6	5	4	3	2	1	0
		Res	erved				ST

Bits	Field Name	Description	Туре	Reset
7:2	Reserved	Reserved bit	RO R returns 0s	0x00
1:0	ST	Reference state: ST[1:0] = 00: Off ST[1:0] = 01: On high power (ACTIVE) ST[1:0] = 10: Reserved ST[1:0] = 11: On low power (SLEEP) (Write access available in test mode only)	RO	0x1

Table 6-34. VRTC_REG

Address Offset		0x1E						
Physical Address			Instance (RESET DOMAIN: GEN RESET)					
Description		VRTC internal re	egulator control re	gister				
Туре		RW						
7	6	5	4	3	2	1	0	
Reserved		erved		VRTC_ OFFMASK	Reserved	S	ST .	

Bits	Field Name	Description	Type	Reset
7:4	Reserved	Reserved bit	RO R returns 0s	0x0
3	VRTC_OFFMASK	VRTC internal regulator off mask signal: when 1, the regulator keeps its full-load capability during device OFF state. when 0, the regulator will enter in low-power mode during device OFF state. Note that VRTC is put in low-power mode when the device is on backup even if this bit is set to 1 (Default value: See boot configuration)	RW	0



Bits	Field Name	Description	Туре	Reset
2	Reserved	Reserved bit	RO R returns 0s	0
1:0	ST	Reference state: ST[1:0] = 00: Reserved ST[1:0] = 01: On high power (ACTIVE) ST[1:0] = 10: Reserved ST[1:0] = 11: On low power (SLEEP) (Write access available in test mode only)	RO	0x1

Table 6-35. VIO_REG

Address Offset	0x20						
Physical Address			Instance		(RESET DOMAIN RESET)	: TURNOFF OFF	
Description	VIO contro	l register					
Туре	RW						
7 6	5	4	3	2	1	0	
ILMAX		Reserved		SEL		ST	

Bits	Field Name	Description	Туре	Reset
7:6	ILMAX	Select maximum load current: when 00: 0.6 A when 01: 1.0 A when 10: 1.3 A when 11: 1.3 A	RW	0x0
5:4	Reserved	Reserved bit	RO R returns 0s	0x0
3:2	SEL	Output voltage selection (EEPROM bits): SEL[1:0] = 00: 1.5 V SEL[1:0] = 01: 1.8 V SEL[1:0] = 10: 2.5 V SEL[1:0] = 11: 3.3 V (Default value: See boot configuration)	RW	0x0
1:0	ST	Supply state (EEPROM bits): ST[1:0] = 00: Off ST[1:0] = 01: On high power (ACTIVE) ST[1:0] = 10: Off ST[1:0] = 11: On low power (SLEEP)	RW	0x0

Table 6-36. VDD1_REG

Address Offset		0x21					
Physical Address			Instance		(RESET DOMAIN RESET)	I: TURNOFF OFF	
Description VDD1 control		VDD1 control regi	ster				
Type RW							
7 6		5	4	3	2	1	0
VGAIN_SEL		ILMAX		TSTEP		5	ST

Bits	Field Name	Description	Туре	Reset
7:6	VGAIN_SEL	Select output voltage multiplication factor: G (EEPROM bits): when 00: x1 when 01: x1 when 10: x2 when 11: x3 (Default value: See boot configuration)	RW	0x0

74





Bits	Field Name	Description	Туре	Reset
5	ILMAX	Select maximum load current: when 0: 1.0 A when 1: > 1.5 A	RW	0
4:2	TSTEP	Time step: when changing the output voltage, the new value is reached through successive 12.5-mV voltage steps (if not bypassed). The equivalent programmable slew rate of the output voltage is then: TSTEP[2:0] = 000: step duration is 0, step function is bypassed TSTEP[2:0] = 001: 12.5 mV/µs (sampling 3 MHz) TSTEP[2:0] = 010: 9.4 mV/µs (sampling 3 MHz × 3/4) TSTEP[2:0] = 011: 7.5 mV/µs (sampling 3 MHz × 3/5) (default) TSTEP[2:0] = 100: 6.25 mV/µs(sampling 3 MHz/2) TSTEP[2:0] = 101: 4.7 mV/µs(sampling 3 MHz/3) TSTEP[2:0] = 110: 3.12 mV/µs(sampling 3 MHz/4) TSTEP[2:0] = 111: 2.5 mV/µs(sampling 3 MHz/5)	RW	0x3
1:0	ST	Supply state (EEPROM bits): ST[1:0] = 00: Off ST[1:0] = 01: On, high-power mode ST[1:0] = 10: Off ST[1:0] = 11: On, low-power mode	RW	0x0

Table 6-37. VDD1_OP_REG

Address Offset		0x22					
Physical Addres	ss	Instance (RESET DOMAIN: TURNOFF OFF RESET)					
Description					oltage scaling I ² C i	nterfaces depend	ding on
Туре		RW					
7 6		5	4	3	2	1	0
CMD				SEL			

Bits	Field Name	Description	Туре	Reset
7	CMD	when 0: VDD1_OP_REG voltage is applied when 1: VDD1_SR_REG voltage is applied	RW	0
6:0	SEL	Output voltage (4 EEPROM bits) selection with GAIN_SEL = 00 (G = 1, 12.5 mV per LSB): SEL[6:0] = 1001011 to 11111111: 1.5 V	RW	0x00
		 SEL[6:0] = 01111111: 1.35 V		
		SEL[6:0] = 0110011: 1.2 V		
		SEL[6:0] = 0000001 to 0000011: 0.6 V SEL[6:0] = 0000000: Off (0.0 V) Note: from SEL[6:0] = 3 to 75 (dec) Vout = (SEL[6:0] × 12.5 mV + 0.5625 V) × G (Default value: See boot configuration) Note: Vout maximum value is 3.3 V		

Table 6-38. VDD1_SR_REG

Address Offset	0x23	
Physical Address	Instance	(RESET DOMAIN: TURNOFF OFF RESET)
Description	VDD1 voltage selection register. This register can be accessed by both control and volta on SR_CTL_I2C_SEL register bit value.	nge scaling dedicated I ² C interfaces depending
Туре	RW	



7	6	5	4	3	2	1	0
Reserved				SEL			

Bits	Field Name	Description	Туре	Reset
7	Reserved	Reserved bit	RO R returns 0s	0
6:0	SEL	Output voltage selection with GAIN_SEL = 00 (G = 1, 12.5 mV per LSB): SEL[6:0] = 1001011 to 11111111: 1.5 V SEL[6:0] = 0111111: 1.35 V SEL[6:0] = 0110011: 1.2 V SEL[6:0] = 0000001 to 0000011: 0.6 V SEL[6:0] = 0000000: Off (0.0 V) Note: from SEL[6:0] = 3 to 75 (dec) Vout = (SEL[6:0] = 12.5 mV + 0.5625 V) × G (Default value: See boot configuration)	RW	0x00

Table 6-39. VDD2_REG

Address Offset		0x24					
Physical Address				Instance		(RESET DOMAIN RESET)	I: TURNOFF OFF
Description		VDD2 control reg	ister				
Туре		RW					
7	6	5	4	3	2	1	0
VGAIN_SE	L	ILMAX		TSTEP		,	ST

Bits	Field Name	Description	Туре	Reset
7:6	VGAIN_SEL	Select output voltage multiplication factor (x1, x3 included in EEPROM bits): G when 00: x1 when 01: x1 when 10: x2 when 11: x3	RW	0x0
5	ILMAX	Select maximum load current: when 0: 1.0 A when 1: > 1.5 A	RW	0
4:2	TSTEP	Time step: when changing the output voltage, the new value is reached through successive 12.5-mV voltage steps (if not bypassed). The equivalent programmable slew rate of the output voltage is then:	RW	0x1
1:0	ST	Supply state (EEPROM bits): ST[1:0] = 00: Off ST[1:0] = 01: On, high-power mode ST[1:0] = 10: Off ST[1:0] = 11: On, low-power mode	RW	0x0



Table 6-40. VDD2_OP_REG

Address Offset		0x25							
Physical Address		Instance (RESET DOMAIN: TURNOFF OFF RESET)							
This r					voltage scaling dedi	cated I ² C interfa	ces depending		
Туре		RW							
7	6	5	4	3	2	1	0		
CMD				SEL					

Bits	Field Name	Description	Туре	Reset
7	CMD	Command: when 0: VDD2_OP_REG voltage is applied when 1: VDD2_SR_REG voltage is applied	RW	0
6:0	SEL	Output voltage (4 EEPROM bits) selection with GAIN_SEL = 00 (G = 1, 12.5 mV per LSB): $SEL[6:0] = 1001011$ to 11111111: 1.5 V	RW	0x00
		 SEL[6:0] = 01111111: 1.35 V		
		 SEL[6:0] = 0110011: 1.2 V		
		SEL[6:0] = 0000001 to 0000011: 0.6 V SEL[6:0] = 0000000: Off (0.0 V) Note: from SEL[6:0] = 3 to 75 (dec) Vout = (SEL[6:0] × 12.5 mV + 0.5625 V) × G Note: Vout maximum value is 3.3 V		

Table 6-41. VDD2_SR_REG

Address Offset Physical Address		0x26					
		Instance (RESET DOMAIN: TURNOFF OFF RESET)					
Description		VDD2 voltage se This register can on SR_CTL_I2C_	be accessed by b		oltage scaling dedic	cated I ² C interfac	ces depending
Туре		RW					
7	6	5	4	3	2	1	0
Reserved				SEL			

Bits	Field Name	Description	Туре	Reset
7	Reserved	Reserved bit	RO R returns 0s	0
6:0 SEL	Output voltage (EEPROM bits) selection with GAIN_SEL = 00 (G = 1, 12.5 mV per LSB): $SEL[6:0] = 1001011$ to 11111111: 1.5 V	RW	0x00	
		 SEL[6:0] = 0111111: 1.35 V		
		 SEL[6:0] = 0110011: 1.2 V		
		SEL[6:0] = 0000001 to 0000011: 0.6 V SEL[6:0] = 0000000: Off (0.0 V) Note: from SEL[6:0] = 3 to 75 (dec) Vout = (SEL[6:0] × 12.5 mV + 0.5625 V) × G Note: Vout maximum value is 3.3 V		



Table 6-42. VDDCRTL_REG

Address Offset		0x27					
Physical Address				Instance		(RESET DOMAIN RESET)	I: TURNOFF OFF
Description		VDDCtrl, externa	al FET controller				
Туре		RW					
7	6	5	4	3	2	1	0
		Res	erved				ST

Bits	Field Name	Description	Туре	Reset
7:2	Reserved	Reserved bit	RO R returns 0s	0x00
1:0	ST	Supply state (EEPROM dependent): ST[1:0] = 00: Off ST[1:0] = 01: On ST[1:0] = 10: Off ST[1:0] = 11: On	RW	0x0

Table 6-43. VDDCRTL_OP_REG

Address Offset		0x28					_	
Physical Address		Instance (RESET DOMAIN: TURN OFF RESET)						
Description VDDCtrl voltage selection register. This register can be accessed by both control and voltage scaling dedicated I ² C interfaction SR_CTL_I2C_SEL register bit value.				ces depending				
Туре		RW						
7	6	5	4	3	2	1	0	
CMD				SEL				

Bits	Field Name	Description	Туре	Reset
7	CMD	Command: when 0: VDDctrl_OP_REG voltage is applied when 1: VDDctrl_SR_REG voltage is applied	RW	0
6:0	SEL	Output voltage (4 EEPROM bits) selection: SEL[6:0] = 1000011 to 1111111: 1.4 V SEL[6:0] = 0110011: 1.2 V SEL[6:0] = 0010011: 0.8 V SEL[6:0] = 0000001: 0000011 0.6 V SEL[6:0] = 0000000: Off (0.0 V) Note: from SEL[6:0] = 3 to 64 (dec) Vout = (SEL[6:0] × 12.5 mV + 0.5625 V) (Default value: See boot configuration)	RW	0x00

Table 6-44. VDDCRTL_SR_REG

Address Offset	0x29	
Physical Address	Instance	(RESET DOMAIN: TURN OFF RESET)
Description	VDDCtrl voltage selection register. This register can be accessed by both control and voltage on SR_CTL_I2C_SEL register bit value.	e scaling dedicated I ² C interfaces depending
Туре	RW	



7	6	5	4	3	2	1	0
Reserved				SEL			

Bits	Field Name	Description	Туре	Reset
7	Reserved		RO	0
6:0	SEL	Output voltage (4 EEPROM bits) selection: SEL[6:0] = 1000011 to 11111111: 1.4 V	RW	0x03
		 SEL[6:0] = 0110011: 1.2 V		
		 SEL[6:0] = 0010011: 0.8 V		
		SEL[6:0] = 0000001: 0000011: 0.6 V SEL[6:0] = 0000000: Off (0.0 V) Note: from SEL[6:0] = 3 to 64 (dec) Vout = (SEL[6:0] × 12.5 mV + 0.5625 V) (Default value: See boot configuration)		

Table 6-45. LDO1_REG

Address Offset		0x30					
Physical Address			Instance (RESET DOMAIN: TURNOFF RESET)				
Description		LDO1 regulator	control register				
Туре		RW					
7	6	5	4	3	2	1	0
		S	EL			(ST

Bits	Field Name	Description	Туре	Reset
7:2	SEL	Supply voltage (EEPROM bits): SEL[7:2] = 00000: 000011: 1 V SEL[7:2] = 000100: 1 V SEL[7:2] = 000101: 1.05 V SEL[7:2] = 110001: 3.25 V SEL[7:2] = 110010: 3.3 V (Default value: See boot configuration)	RW	0x0
1:0	ST	Supply state (EEPROM bits): ST[1:0] = 00: Off ST[1:0] = 01: On high power (ACTIVE) ST[1:0] = 10: Off ST[1:0] = 11: On low power (SLEEP)	RW	0x0

Table 6-46. LDO2_REG

Address Offset		0x31						
Physical Address			Instance (RESET DOMAIN: TURNOFF OFF RESET)					
Description		LDO2 regulator	control register					
Туре		RW						
7	6	5	4	3	2	1	0	
		S	EL			S	ST.	



Bits	Field Name	Description	Туре	Reset
7:2	SEL	Supply voltage (EEPROM bits): SEL[7:2] = 00000: 000011: 1 V SEL[7:2] = 000100: 1 V SEL[7:2] = 000101: 1.05 V	RW	0x0
		SEL[7:2] = 110001: 3.25 V SEL[7:2] = 110010: 3.3 V (Default value: See boot configuration)		
1:0	ST	Supply state (EEPROM bits): ST[1:0] = 00: Off ST[1:0] = 01: On high power (ACTIVE) ST[1:0] = 10: Off ST[1:0] = 11: On low power (SLEEP)	RW	0x0

Table 6-47. LDO5_REG

Address Offset		0x32					
Physical Address			Instance (RESET DOMAIN: TURC RESET)				
Description		LDO5 regulator	control register				
Туре		RW					
7	6	5	4	3	2	1	0
Reserved			SEL			;	ST

Bits	Field Name	Description	Туре	Reset
7	Reserved		RO R returns 0s	0
6:2	SEL	Supply voltage (EEPROM bits): SEL[6:2] = 00000: 1 V SEL[6:2] = 00001: 1 V SEL[6:2] = 00010: 1 V SEL[6:2] = 00011: 1.1 V SEL[6:2] = 11000: 3.2 V SEL[6:2] = 11001: 3.3 V (Default value: See boot configuration)	RW	0x00
1:0	ST	Supply state (EEPROM bits): ST[1:0] = 00: Off ST[1:0] = 01: On high power (ACTIVE) ST[1:0] = 10: Off ST[1:0] = 11: On low power (SLEEP)	RW	0x0

Table 6-48. LDO8_REG

Address Offset		0x33					
Physical Address			Instance (RESET DOMAIN: TURNOFF OF RESET)				
Description		LDO8 regulator	control register				
Туре		RW					
7	6	5	4	3	2	1	0
Reserved			SEL			9	ST



Bits	Field Name	Description	Туре	Reset
7	Reserved		RO R returns 0s	0
6:2	SEL	Supply voltage (EEPROM bits): SEL[6:2] = 00000: 1 V SEL[6:2] = 00001: 1 V SEL[6:2] = 00010: 1 V SEL[6:2] = 00011: 1.1 V SEL[6:2] = 11000: 3.2 V SEL[6:2] = 11001: 3.3 V (Default value: See boot configuration)	RW	0x00
1:0	ST	Supply state (EEPROM bits): ST[1:0] = 00: Off ST[1:0] = 01: On high power (ACTIVE) ST[1:0] = 10: Off ST[1:0] = 11: On low power (SLEEP)	RW	0x0

Table 6-49. LDO7_REG

Address Offset		0x34					
Physical Address			Instance (RESET DOMAIN: TURNO RESET)				
Description		LDO7 regulator	control register				
Туре		RW					
7	6	5	4	3	2	1	0
Reserved			SEL			(ST .

Bits	Field Name	Description	Туре	Reset
7	Reserved		RO R returns 0s	0
6:2	SEL	Supply voltage (EEPROM bits): SEL[6:2] = 00000: 1 V SEL[6:2] = 00001: 1 V SEL[6:2] = 00010: 1 V SEL[6:2] = 00011: 1.1 V SEL[6:2] = 11000: 3.2 V SEL[6:2] = 11001: 3.3 V (Default value: See boot configuration)	RW	0x00
1:0	ST	Supply state (EEPROM bits): ST[1:0] = 00: Off ST[1:0] = 01: On high power (ACTIVE) ST[1:0] = 10: Off ST[1:0] = 11: On low power (SLEEP)	RW	0x0

Table 6-50. LDO6_REG

Address Offset	0x35	
Physical Address	Instance	(RESET DOMAIN: TURNOFF OFF RESET)
Description	LDO6 regulator control register	
Туре	RW	



7	6	5	4	3	2	1	0
Reserved		SEL				S	ST

Bits	Field Name	Description	Туре	Reset
7	Reserved		RO R returns 0s	0
6:2	SEL	Supply voltage (EEPROM bits): SEL[6:2] = 00000: 1 V SEL[6:2] = 00001: 1 V SEL[6:2] = 00010: 1 V SEL[6:2] = 00011: 1.1 V SEL[6:2] = 11000: 3.2 V SEL[6:2] = 11001: 3.3 V (Default value: See boot configuration)	RW	0x00
1:0	ST	Supply state (EEPROM bits): ST[1:0] = 00: Off ST[1:0] = 01: On high power (ACTIVE) ST[1:0] = 10: Off ST[1:0] = 11: On low power (SLEEP)	RW	0x0

Table 6-51. LDO4_REG

Address Offset		0x36					
Physical Address		Instance (RESET DOMAIN: TURNOI RESET)					
Description		LDO4 regulator	control register				
Туре		RW					
7	6	5	4	3	2	1	0
	SEL					5	ST

Bits	Field Name	Description	Туре	Reset
7:2	SEL	Supply voltage (EEPROM bits): SEL[7:2] = 00000: 00000: 0.8 V SEL[7:2] = 00000: 000001: 0.85 V SEL[7:2] = 00000: 000010: 0.9 V SEL[7:2] = 000100: 1 V SEL[7:2] = 000101: 1.05 V SEL[7:2] = 110001: 3.25 V SEL[7:2] = 110010: 3.3 V Applicable voltage selection TRACK LDO 0: 1 V to 3.3 V TRACK LDO 1: 0.8 V to 1.5 V (Default value: See boot configuration)	RW	0x00
1:0	ST	Supply state (EEPROM bits): ST[1:0] = 00: Off ST[1:0] = 01: On high power (ACTIVE) ST[1:0] = 10: Off ST[1:0] = 11: On low power (SLEEP)	RW	0x0

Table 6-52. LDO3_REG

Address Offset	0x37		
Physical Address		Instance	(RESET DOMAIN: TURNOFF OFF RESET)
Description	LDO3 regulator control register		
Туре	RW		



7	6	5	4	3	2	1	0
Reserved	SEL					5	ST

Bits	Field Name	Description	Туре	Reset
7	Reserved		RO R returns 0s	0
6:2	SEL	Supply voltage (EEPROM bits): SEL[6:2] = 00000: 1 V SEL[6:2] = 00001: 1 V SEL[6:2] = 00010: 1 V SEL[6:2] = 00011: 1.1 V	RW	0x00
		 SEL[6:2] = 11000: 3.2 V SEL[6:2] = 11001: 3.3 V (Default value: See boot configuration)		
1:0	ST	Supply state (EEPROM bits): ST[1:0] = 00: Off ST[1:0] = 01: On high power (ACTIVE) ST[1:0] = 10: Off ST[1:0] = 11: On low power (SLEEP)	RW	0x0

Table 6-53. Therm_REG

Address Offset 0x38								
Physical Addre	ss		Instance				(RESET DOMAIN:	
Description		Thermal control	register			bits[5:2]: GENERAL RESET		
Type RW					bit[0] TURNOFF C	FF RESET)		
7	6	5	4	3	2	1	0	
Reserved		THERM_HD	THERM_TS	THERM	_HDSEL	Reserved	THERM_ STATE	

Bits	Field Name	Description	Туре	Reset
7:6	Reserved	Reserved bit	RO R returns 0s	0x0
5	THERM_HD	Hot die detector output: when 0: the hot die threshold is not reached when 1: the hot die threshold is reached	RO	0
4	THERM_TS	Thermal shutdown detector output: when 0: the thermal shutdown threshold is not reached when 1: the thermal shutdown threshold is reached	RO	0
3:2	THERM_HDSEL	Temperature selection for hot die detector: when 00: Low temperature threshold when 11: High temperature threshold	RW	0x3
1	Reserved		RO R returns 0s	0
0	THERM_STATE	Thermal shutdown module enable signal: when 0: thermal shutdown module is disable when 1: thermal shutdown module is enable	RW	1

Table 6-54. BBCH_REG

Address Offset	0x39		
Physical Address		Instance	(RESET DOMAIN: GENERAL RESET)
Description	Backup battery charger control reg	ister	



Table 6-54. BBCH_REG (continued)

Туре		RW					
7	6	5	4	3	2	1	0
Reserved		BBS	SEL	BBCHEN			

Bits	Field Name	Description	Туре	Reset
7:3	Reserved	Reserved bit	RO R returns 0s	0x00
2:1	BBSEL	Back up battery charge voltage selection: BBSEL[1:0] = 00: 3.0 V BBSEL[1:0] = 01: 2.52 V BBSEL[1:0] = 10: 3.15 V BBSEL[1:0] = 11: VBAT	RW	0x0
0	BBCHEN	Back up battery charge enable	RW	0

Table 6-55. DCDCCTRL_REG

Address Offset		0x3E					
Physical Addre	ss			Instance	ŀ	RESET DOMAIN bits [7:3]: TURNC bits [2:0]: GENER	FF OFF RESET
Description		DCDC control re	gister				
Туре		RW					
7	6	5	4	3	2	1	0
Reserved	TRACK	VDD2_PSKIP	VDD1_PSKIP	VIO_PSKIP	DCDCCKEXT	DCDCCKSYNC	

Bits	Field Name	Description	Туре	Reset
7	Reserved	Reserved bit	RO R returns 0s	0
6	TRACK	1: Tracking mode: LDO4 output follows VDD1 setting when VDD1 active. See Section 6.3.3.14 for more information.	RW	0
		0: Normal LDO operation without tracking		
5	VDD2_PSKIP	VDD2 pulse skip mode enable (EEPROM bit) Default value: See boot configuration	RW	1
4	VDD1_PSKIP	VDD1 pulse skip mode enable (EEPROM bit) Default value: See boot configuration	RW	1
3	VIO_PSKIP	VIO pulse skip mode enable (EEPROM bit) Default value: See boot configuration	RW	1
2	DCDCCKEXT	This signal control the muxing of the GPIO2 pad: When 0: this pad is a GPIO When 1: this pad is used as input for an external clock used for the synchronisation of the DCDCs	RW	0
1:0	DCDCCKSYNC	DCDC clock configuration: DCDCCKSYNC[1:0] = 00: no synchronization of DCDC clocks DCDCCKSYNC[1:0] = 01: DCDC synchronous clock with phase shift DCDCCKSYNC[1:0] = 10: no synchronization of DCDC clocks DCDCCKSYNC[1:0] = 11: DCDC synchronous clock	RW	0x1

Table 6-56. DEVCTRL_REG

Address Offset	0x3F		
Physical Address		Instance	(RESET DOMAIN: GENERAL RESET)
Description	Device control register		Bit 0,1, and 3: TURN OFF RESET



Table 6-56. DEVCTRL_REG (continued)

Туре		RW					
7	6	5	4	3	2	1	0
PWR_OFF_ SEQ	RTC_PWDN	CK32K_CTRL	SR_CTL_I2C_ SEL	DEV_OFF_ RST	DEV_ON	DEV_SLP	DEV_OFF

Bits	Field Name	Description	Туре	Reset
7	PWR_OFF_SEQ	When 1, power-off will be sequential, reverse of power-on sequence (first resource to power on will be the last to power off). When 0, all resources disabled at the same time	RW	0
6	RTC_PWDN	When 1, disable the RTC digital domain (clock gating and reset of RTC registers and logic). This register bit is not reset in BACKUP state.	RW	0
5	CK32K_CTRL	Internal 32-kHz clock source control bit (EEPROM bit): when 0, the internal 32-kHz clock source is the crystal oscillator or an external 32-kHz clock in case the crystal oscillator is used in bypass mode when 1, the internal 32-kHz clock source is the RC oscillator.	RW	0
4	SR_CTL_I2C_SEL	Voltage scaling registers access control bit: when 0: access to registers by voltage scaling I ² C when 1: access to registers by control I ² C. The voltage scaling registers are: VDD1_OP_REG, VDD1_SR_REG, VDD2_OP_REG, VDD2_SR_REG, VDDCtrl_OP_REG, and VDDCtrl_SR_REG.	RW	1
3	DEV_OFF_RST	Write 1 will start an ACTIVE-to-OFF or SLEEP-to-OFF device state transition (switch-off event) and activate reset of the digital core. This bit is cleared in OFF state.	RW	0
2	DEV_ON	Write 1 will maintain the device on (ACTIVE or SLEEP device state) (if DEV_OFF = 0 and DEV_OFF_RST = 0). EEPROM bit (Default value: See boot configuration)	RW	0
1	DEV_SLP	Write 1 allows SLEEP device state (if DEV_OFF = 0 and DEV_OFF_RST = 0). Write 0 will start an SLEEP-to-ACTIVE device state transition (wake-up event) (if DEV_OFF = 0 and DEV_OFF_RST = 0). This bit is cleared in OFF state.	RW	0
0	DEV_OFF	Write 1 will start an ACTIVE-to-OFF or SLEEP-to-OFF device state transition (switch-off event). This bit is cleared in OFF state.	RW	0

Table 6-57. DEVCTRL2_REG

Address Offset 0x40 **Physical Address** Instance (RESET DOMAIN: GENERAL RESET) Description Device control register TSLOT_LENGTH: TURN OFF RESET Type RW6 5 3 0 DCDC_SLEEP SLEEPSIG_ PWON_LP_ PWON_LP_ Reserved TSLOT_LENGTH IT_POL OFF _LVL POL RST

Bits	Field Name	Description	Туре	Reset
7	Reserved		RO R returns 0s	0
6	DCDC_SLEEP_LVL	When 1, DCDC output level in SLEEP mode is VDDx_SR_REG, to be other than 0 V. When 0, no effect	RW	0



Bits	Field Name	Description	Туре	Reset
5:4	TSLOT_LENGTH	Time slot duration programming (EEPROM bit): When 00: 0 μs When 01: 200 μs When 10: 500 μs When 11: 2 ms (Default value: See boot configuration)	RW	0x3
3	SLEEPSIG_POL	When 1, SLEEP signal active-high When 0, SLEEP signal active-low	RW	0
2	PWON_LP_OFF	When 1, allows device turnoff after a PWON Long Press (signal low) (EEPROM bits). (Default value: See boot configuration)	RW	1
1	PWON_LP_RST	When 1, allows digital core reset when the device is OFF (EEPROM bit). (Default value: See boot configuration)	RW	0
0	IT_POL	INT1 interrupt pad polarity control signal (EEPROM bit): When 0, active low When 1, active high (Default value: See boot configuration)	RW	0

Table 6-58, SLEEP KEEP LDO ON REG

Description When corresponding control bit = 0 in EN1_ LDO_ASS register (default s keeping the full load capability of LDO regulator (ACTIVE mode) during the When control bit = 1, LDO regulator full load capability (ACTIVE mode) is SLEEP state. When control bit = 0, the LDO regulator is set or stay in low-power mode then supply state can be overwritten programming ST[1:0]). Control bit varegulator is off. When corresponding control bit = 1 in EN1_ LDO_ASS register: Configure regulator state driven by SCLSR_EN1 signal low level (when SCLSR_EN full power): - the regulator is set off if its corresponding Control bit = 0 in SLEEP_KEE the regulator is set in low-power mode if its corresponding control bit = 1	Table 0-30. SLEEF_KEEF_LDO_ON_KEG					
Description When corresponding control bit = 0 in EN1_ LDO_ASS register (default s keeping the full load capability of LDO regulator (ACTIVE mode) during the When control bit = 1, LDO regulator full load capability (ACTIVE mode) is SLEEP state. When control bit = 0, the LDO regulator is set or stay in low-power mode then supply state can be overwritten programming ST[1:0]). Control bit varegulator is off. When corresponding control bit = 1 in EN1_ LDO_ASS register: Configuraregulator state driven by SCLSR_EN1 signal low level (when SCLSR_EN full power): - the regulator is set off if its corresponding Control bit = 0 in SLEEP_KEE the regulator is set in low-power mode if its corresponding control bit = 1						
keeping the full load capability of LDO regulator (ACTIVE mode) during the When control bit = 1, LDO regulator full load capability (ACTIVE mode) is SLEEP state. When control bit = 0, the LDO regulator is set or stay in low-power mode then supply state can be overwritten programming ST[1:0]). Control bit varegulator is off. When corresponding control bit = 1 in EN1_ LDO_ASS register: Configure regulator state driven by SCLSR_EN1 signal low level (when SCLSR_EN full power): - the regulator is set off if its corresponding Control bit = 0 in SLEEP_KEE - the regulator is set in low-power mode if its corresponding control bit = 1	(RESET DOMAIN: GENERAL RESET)					
Type RW	When corresponding control bit = 0 in EN1_ LDO_ASS register (default setting): Configuration keeping the full load capability of LDO regulator (ACTIVE mode) during the SLEEP state of the When control bit = 1, LDO regulator full load capability (ACTIVE mode) is maintained during d SLEEP state. When control bit = 0, the LDO regulator is set or stay in low-power mode during device SLEEF then supply state can be overwritten programming ST[1:0]). Control bit value has no effect if the regulator is off. When corresponding control bit = 1 in EN1_ LDO_ASS register: Configuration Register setting regulator state driven by SCLSR_EN1 signal low level (when SCLSR_EN1 is high the regulator full power): - the regulator is set off if its corresponding Control bit = 0 in SLEEP_KEEP_LDO_ON register. The regulator is set in low-power mode if its corresponding control bit = 1 in SLEEP_KEEP_L					
7 6 5 4 3 2	1	0				
LDO3_ LDO4_ LDO7_KEEPO LDO8_ LDO5_KEEPO LDO2_ KEEPON N KEEPON N KEEPON	LDO1_ KEEPON	LDO6_ KEEPON				

Bits	Field Name	Description	Туре	Reset
7	LDO3_KEEPON	Setting supply state during device SLEEP state or when SCLSR_EN1 is low	RW	0
6	LDO4_KEEPON	Setting supply state during device SLEEP state or when SCLSR_EN1 is low	RW	0
5	LDO7_KEEPON	Setting supply state during device SLEEP state or when SCLSR_EN1 is low	RW	0
4	LDO8_KEEPON	Setting supply state during device SLEEP state or when SCLSR_EN1 is low	RW	0
3	LDO5_KEEPON	Setting supply state during device SLEEP state or when SCLSR_EN1 is low	RW	0
2	LDO2_KEEPON	Setting supply state during device SLEEP state or when SCLSR_EN1 is low	RW	0
1	LDO1_KEEPON	Setting supply state during device SLEEP state or when SCLSR_EN1 is low	RW	0
0	LDO6_KEEPON	Setting supply state during device SLEEP state or when SCLSR_EN1 is low	RW	0





Table 6-59. SLEEP_KEEP_RES_ON_REG

Address Offset 0x42

Physical Address

Instance

Description

Configuration Register keeping, during the SLEEP state of the device (but then supply state can be

overwritten programming ST[1:0]):

- the full load capability of LDO regulator (ACTIVE mode),

- The PWM mode of DCDC converter

- 32-kHz clock output

RW

- Register access though I²C interface (keeping the internal high speed clock on)

- Die Thermal monitoring on

Control bit value has no effect if the resource is off.

Type

7	6	5	4	3	2	1	0
THERM_ KEEPON	CLKOUT32K_ KEEPON	VRTC_ KEEPON	I2CHS_ KEEPON	Reserved	VDD2_ KEEPON	VDD1_ KEEPON	VIO_ KEEPON

Bits	Field Name	Description	Туре	Reset
7	THERM_KEEPON	When 1, thermal monitoring is maintained during device SLEEP state. When 0, thermal monitoring is turned off during device SLEEP state.		0
6	CLKOUT32K_KEEPO N	When 1, CLK32KOUT output is maintained during device SLEEP state. When 0, CLK32KOUT output is set low during device SLEEP state.	RW	0
5	VRTC_KEEPON	When 1, LDO regulator full load capability (ACTIVE mode) is maintained during device SLEEP state. When 0, the LDO regulator is set or stays in low-power mode during device SLEEP state.		0
4	I2CHS_KEEPON	When 1, high speed internal clock is maintained during device SLEEP state. When 0, high speed internal clock is turned off during device SLEEP state.	RW	0
3	Reserved		RO	0
2	VDD2_KEEPON	When 1, VDD2 SMPS PWM mode is maintained during device SLEEP state. No effect if VDD2 working mode is PFM. When 0, VDD2 SMPS PFM mode is set during device SLEEP state.	RW	0
1	VDD1_KEEPON	When 1, VDD1 SMPS PWM mode is maintained during device SLEEP state. No effect if VDD1 working mode is PFM. When 0, VDD1 SMPS PFM mode is set during device SLEEP state.	RW	0
0	VIO_KEEPON	When 1, VIO SMPS PWM mode is maintained during device SLEEP state. No effect if VIO working mode is PFM. When 0, VIO SMPS PFM mode is set during device SLEEP state.	RW	0

Table 6-60. SLEEP_SET_LDO_OFF_REG

Address Offset 0x43

Physical Address Instance (RESET DOMAIN: GENERAL

RESET)

Configuration Register turning-off LDO regulator during the SLEEP state of the device. Description

Corresponding *_KEEP_ON control bit in SLEEP_KEEP_RES_ON register should be 0 to make this

*_SET_OFF control bit effective

Type RW

7	6	5	4	3	2	1	0
LDO3_SETOFF	LDO4_SETOFF	LDO7_SETOFF	LDO8_SETOFF	LDO5_SETOFF	LDO2_SETOFF	LDO1_SETOFF	LDO6_SETOFF

Bits	Field Name	Description	Туре	Reset
7	LDO3_SETOFF	When 1, LDO regulator is turned off during device SLEEP state. When 0, No effect	RW	0
6	LDO4_SETOFF	When 1, LDO regulator is turned off during device SLEEP state. When 0, No effect	RW	0



Bits	Field Name	Description	Туре	Reset
5	LDO7_SETOFF	When 1, LDO regulator is turned off during device SLEEP state. When 0, No effect	RW	0
4	LDO8_SETOFF	When 1, LDO regulator is turned off during device SLEEP state. When 0, No effect	RW	0
3	LDO5_SETOFF	When 1, LDO regulator is turned off during device SLEEP state. When 0, No effect	RW	0
2	LDO2_SETOFF	When 1, LDO regulator is turned off during device SLEEP state. When 0, No effect	RW	0
1	LDO1_SETOFF	When 1, LDO regulator is turned off during device SLEEP state. When 0, No effect	RW	0
0	LDO6_SETOFF	When 1, LDO regulator is turned off during device SLEEP state. When 0, No effect	RW	0

Table 6-61. SLEEP_SET_RES_OFF_REG

Address Offset		0x44					
Physical Address		Instance (RESET DOMAIN: GENERAL RESET)					
Corresponding *_ *_SET_OFF contr			egister turning-off *_KEEP_ON contr ntrol bit effective. Salso be programme	ol bit in SLEEP_KI Supplies voltage ex	EEP_RES_ON2 r	egister should be	0 to make this
Туре		RW					
7	6	5	4	3	2	1	0
DEFAULT_ VOLT	Re	served	SPARE_ SETOFF	VDDCTRL_ SETOFF	VDD2_ SETOFF	VDD1_ SETOFF	VIO_ SETOFF

Bits	Field Name	Description	Туре	Reset
7	DEFAULT_VOLT	When 1, default voltages (register value after switch-on) will be applied to all resources during SLEEP-to-ACTIVE transition. When 0, voltages programmed before the ACTIVE-to-SLEEP state transition will be used to turned-on supplies during SLEEP-to-ACTIVE state transition.	RW	0
6:5	Reserved		RO R returns 0s	0x0
4	SPARE_SETOFF	Spare bit	RW	0
3	VDDCTRL_SETOFF	When 1, SMPS is turned off during device SLEEP state. When 0, No effect.	RW	0
2	VDD2_SETOFF	When 1, SMPS is turned off during device SLEEP state. When 0, No effect.	RW	0
1	VDD1_SETOFF	When 1, SMPS is turned off during device SLEEP state. When 0, No effect.	RW	0
0	VIO_SETOFF	When 1, SMPS is turned off during device SLEEP state. When 0, No effect.	RW	0

Table 6-62. EN1_LDO_ASS_REG

Address Offset	0x45		
Physical Address		Instance	(RESET DOMAIN: TURNOFF RESET)



Table 6-62. EN1_LDO_ASS_REG (continued)

Description Configuration Register setting the LDO regulators, driven by the multiple

Configuration Register setting the LDO regulators, driven by the multiplexed SCLSR_EN1 signal. When control bit = 1, LDO regulator state is driven by the SCLSR_EN1 control signal and is also defined

though SLEEP_KEEP_LDO_ON register setting: When SCLSR_EN1 is high the regulator is on,

When SCLSR_EN1 is low:

- the regulator is off if its corresponding Control bit = 0 in SLEEP_KEEP_LDO_ON register

- the regulator is working in low-power mode if its corresponding control bit = 1 in

SLEEP_KEEP_LDO_ON register

When control bit = 0 no effect: LDO regulator state is driven though registers programming and the

device state

RW

Any control bit of this register set to 1 will disable the I²C SR Interface functionality

Type

7	6	5	4	3	2	1	0
LDO3_EN1	LDO4_EN1	LDO7_EN1	LDO8_EN1	LDO5_EN1	LDO2_EN1	LDO1_EN1	LDO6_EN1

Bits	Field Name	Description	Туре	Reset
7	LDO3_EN1	Setting supply state control though SCLSR_EN1 signal	RW	0
6	LDO4_EN1	Setting supply state control though SCLSR_EN1 signal	RW	0
5	LDO7_EN1	Setting supply state control though SCLSR_EN1 signal	RW	0
4	LDO8_EN1	Setting supply state control though SCLSR_EN1 signal	RW	0
3	LDO5_EN1	Setting supply state control though SCLSR_EN1 signal	RW	0
2	LDO2_EN1	Setting supply state control though SCLSR_EN1 signal	RW	0
1	LDO1_EN1	Setting supply state control though SCLSR_EN1 signal	RW	0
0	LDO6_EN1	Setting supply state control though SCLSR_EN1 signal	RW	0

Table 6-63. EN1_SMPS_ASS_REG

Address Offset	0x46	
Physical Address	Instance	(RESET DOMAIN: TURNOFF RESET)
Description	Configuration Register setting the SMPS Supplies driven b When control bit = 1, SMPS Supply state and voltage is dri also defined though SLEEP_KEEP_RES_ON register setting When control bit = 0 no effect: SMPS Supply state is driven device state. Any control bit of this register set to 1 will disable the I ² C S	iven by the SCLSR_EN1 control signal and is ng. ng. n though registers programming and the

Type RW

7	6	Ę	5	4	3	2	1	0
	Reser	ved		SPARE_EN1	VDDCTRL_ EN1	VDD2_EN1	VDD1_EN1	VIO_EN1

Bits	Field Name	Description	Type	Reset
7:5	Reserved		RO R returns 0s	0x0
4	SPARE_EN1	Spare bit	RW	0
3	VDDCTRL_EN1	When control bit = 1: When EN1 is high the supply voltage is programmed though VDDCtrl_OP_REG register, and it can also be programmed off. When EN1 is low the supply voltage is programmed though VDDCtrl_SR_REG register, and it can also be programmed off. When control bit = 0: No effect: Supply state is driven though registers programming and the device state	RW	0



Bits	Field Name	Description	Туре	Reset
2	VDD2_EN1	When control bit = 1: When SCLSR_EN1 is high the supply voltage is programmed though VDD2_OP_REG register, and it can also be programmed off. When SCLSR_EN1 is low the supply voltage is programmed though VDD2_SR_REG register, and it can also be programmed off. When SCLSR_EN1 is low and SLEEP_KEEP_RES_ON = 1 the SMPS is working in low-power mode, if not tuned off through VDD2_SR_REG register. When control bit = 0 No effect: Supply state is driven though registers programming and the device state	RW	0
1	VDD1_EN1	When 1: When SCLSR_EN1 is high the supply voltage is programmed though VDD1_OP_REG register, and it can also be programmed off. When SCLSR_EN1 is low the supply voltage is programmed though VDD1_SR_REG register, and it can also be programmed off. When SCLSR_EN1 is low and SLEEP_KEEP_RES_ON = 1 the SMPS is working in low-power mode, if not tuned off though VDD1_SR_REG register. When control bit = 0 no effect: supply state is driven though registers programming and the device state	RW	0
0	VIO_EN1	When control bit = 1, supply state is driven by the SCLSR_EN1 control signal and is also defined though SLEEP_KEEP_RES_ON register setting: When SCLSR_EN1 is high the supply is on, When SCLSR_EN1 is low: - the supply is off (default) or the SMPS is working in low-power mode if its corresponding control bit = 1 in SLEEP_KEEP_RES_ON register When control bit = 0 No effect: SMPS state is driven though registers programming and the device state	RW	0

Table 6-64. EN2_LDO_ASS_REG

Address Offset		0x47					
Physical Address Instance						(RESET DOMAIN RESET)	: TURNOFF
Description		When control bit defined though S When SDASR_E When SCLSR_E - the regulator is - the regulator is SLEEP_KEEP_L When control bit device state	ation Register setting the LDO regulators, driven by the multiplexed SDASR_EN2 signal. Introl bit = 1, LDO regulator state is driven by the SDASR_EN2 control signal and is also be nough SLEEP_KEEP_LDO_ON register setting: INDASR_EN2 is high the regulator is on, ILSR_EN2 is low: Illator is off if its corresponding Control bit = 0 in SLEEP_KEEP_LDO_ON register allator is working in low-power mode if its corresponding control bit = 1 in (KEEP_LDO_ON register) Introl bit = 0 no effect: LDO regulator state is driven though registers programming and the late atternal to 1 will disable the I ² C SR Interface functionality				
Туре		RW					
7	6	5	4	3	2	1	0
LDO3_EN2	LDO4_EN2	LDO7_EN2	LDO8_EN2	LDO5_EN2	LDO2_EN2	LDO1_EN2	LDO6_EN2

Bits	Field Name	Description	Туре	Reset
7	LDO3_EN2	Setting supply state control though SDASR_EN2 signal	RW	0
6	LDO4_EN2	Setting supply state control though SDASR_EN2 signal	RW	0
5	LDO7_EN2	Setting supply state control though SDASR_EN2 signal	RW	0
4	LDO8_EN2	Setting supply state control though SDASR_EN2 signal	RW	0
3	LDO5_EN2	Setting supply state control though SDASR_EN2 signal	RW	0
2	LDO2_EN2	Setting supply state control though SDASR_EN2 signal	RW	0
1	LDO1_EN2	Setting supply state control though SDASR_EN2 signal	RW	0
0	LDO6_EN2	Setting supply state control though SDASR_EN2 signal	RW	0

VDD1_EN2

VIO EN2

VDD2_EN2



Reserved

Table 6-65. EN2_SMPS_ASS_REG

EN2

Address Offset		0x48						
Physical Address	5	Instance (RESET DOMAIN: TURNOFF RESET)						
Description Type		When control bit also defined tho When control bit device state	egister setting the state of th	y state and voltage P_RES_ON register PS Supply state is	e is driven by the er setting. s driven though re	SDASR_EN2 con	trol signal and is	
7	6	5	4	3	2	1	0	
	Reserved		SPARE EN2	VDDCTRL_	VDD2 FN2	VDD1 FN2	VIO FN2	

SPARE_EN2

Bits	Field Name	Description	Туре	Reset
7:5	Reserved		RO R returns 0s	0x0
4	SPARE_EN2	Spare bit	RW	0
3	VDDCTRL_EN2	When control bit = 1: When EN2 is high the supply voltage is programmed though VDDCtrl_OP_REG register, and it can also be programmed off When EN2 is low the supply voltage is programmed though VDDCtrl_SR_REG register, and it can also be programmed off. When EN2 is low and VDDCtrl_KEEPON = 1 the SMPS is working in low-power mode, if not tuned off though VDDCtrl_SR_REG register. When control bit = 0 no effect: Supply state is driven though registers programming and the device state	RW	0
2	VDD2_EN2	When control bit = 1: When SDASR_EN2 is high the supply voltage is programmed though VDD2_OP_REG register, and it can also be programmed off. When SDASR_EN2 is low the supply voltage is programmed though VDD2_SR_REG register, and it can also be programmed off. When SDASR_EN2 is low and SLEEP_KEEP_RES_ON = 1 the SMPS is working in low-power mode, if not tuned off though VDD2_SR_REG register. When control bit = 0 no effect: Supply state is driven though registers programming and the device state	RW	0
1	VDD1_EN2	When control bit = 1: When SDASR_EN2 is high the supply voltage is programmed though VDD1_OP_REG register, and it can also be programmed off. When SDASR_EN2 is low the supply voltage is programmed though VDD1_SR_REG register, and it can also be programmed off. When SDASR_EN2 is low and SLEEP_KEEP_RES_ON = 1 the SMPS is working in low-power mode, if not tuned off though VDD1_SR_REG register. When control bit = 0 no effect: supply state is driven though registers programming and the device state	RW	0
0	VIO_EN2	When control bit = 1, supply state is driven by the SCLSR_EN2 control signal and is also defined though SLEEP_KEEP_RES_ON register setting: When SDASR _EN2 is high the supply is on, When SDASR _EN2 is low: - the supply is off (default) or the SMPS is working in low-power mode if its corresponding control bit = 1 in SLEEP_KEEP_RES_ON register When control bit = 0 no effect: SMPS state is driven though registers programming and the device state	RW	0

Table 6-66. INT_STS_REG

Address Offset	0x50		
Physical Address		Instance	(RESET DOMAIN: FULL RESET)



Table 6-66. INT_STS_REG (continued)

Description Interrupt status register: The interrupt status bit is set to 1 when the associated interrupt event is detected. Interrupt status bit is set to 1 when the associated interrupt event is detected. Interrupt status bit is set to 1 when the associated interrupt event is detected. Interrupt status register:					upt status bit is		
Туре		RW					
7	6	5	4	3	2	1	0
RTC_PERIOD_ IT	RTC_ALARM_ IT	HOTDIE_IT	PWRHOLD_R_ IT	PWRON_LP_IT	PWRON_IT	VMBHI_IT	PWRHOLD_F_ IT

Bits	Field Name	Description	Туре	Reset
7	RTC_PERIOD_IT	RTC period event interrupt status.	RW W1 to Clr	0
6	RTC_ALARM_IT	RTC alarm event interrupt status.	RW W1 to Clr	0
5	HOTDIE_IT	Hot-die event interrupt status.	RW W1 to Clr	0
4	PWRHOLD_R_IT	Rising PWRHOLD event interrupt status.	RW W1 to Clr	0
3	PWRON_LP_IT	PWRON Long Press event interrupt status.	RW W1 to Clr	0
2	PWRON_IT	PWRON event interrupt status.	RW W1 to Clr	0
1	VMBHI_IT	VBAT > VMHI event interrupt status	RW W1 to Clr	0
0	PWRHOLD_F_IT	Falling PWRHOLD event interrupt status.	RW W1 to Clr	0

Table 6-67. INT_MSK_REG

Address Offset		0x51						
Physical Address		Instance (RESET DOMAIN: GENERAL RESET)						
Description		interrupt status b	(is set to 1, the as	•		o .	· –	
Туре		RW						
7	6	5	4	3	2	1	0	
RTC_PERIOD_ IT_MSK	RTC_ALARM_ IT_MSK	HOTDIE_ IT_MSK	PWRHOLD_R_ IT_MSK	PWRON_LP_ IT_MSK	PWRON_ IT_MSK	VMBHI_ IT_MSK	PWRHOLD_F_ IT_MSK	

Bits	Field Name	Description	Туре	Reset
7	RTC_PERIOD_IT_MS K	RTC period event interrupt mask.	RW	1
6	RTC_ALARM_IT_MS K	RTC alarm event interrupt mask.	RW	1
5	HOTDIE_IT_MSK	Hot die event interrupt mask.	RW	1
4	PWRHOLD_R_IT_MS K	PWRHOLD rising-edge event interrupt mask.	RW	1
3	PWRON_LP_IT_MSK	PWRON Long Press event interrupt mask.	RW	1
2	PWRON_IT_MSK	PWRON event interrupt mask.	RW	1



Bits	Field Name	Description	Туре	Reset
1	VMBHI_IT_MSK	VBAT > VMBHI interrupt event mask bit When 0, interrupt not masked. Device automatically switches on at NO SUPPLY-to-OFF BACKUP-to-OFF transition When 1, interrupt is masked. Device does not switch on until a start reason is received. (EEPROM bit. Default value: See boot configuration)	RW	1
0	PWRHOLD_F_IT_MS K	PWRHOLD falling-edge event interrupt mask.	RW	1

Table 6-68. INT_STS2_REG

Address Offset		0x52					
Physical Addres	ss			Instance	(RESET DOMAIN	: FULL RESET)
Description		Interrupt status register: The interrupt status bit is set to 1 when the associated interrupt event is detected. Interrupt status bit is cleared by writing 1.					
Туре		RW					
7	6	5	4	3	2	1	0
GPIO3_F_IT	GPIO3_R_IT	GPIO2_F_IT	GPIO2_R_IT	GPIO1_F_IT	GPIO1_R_IT	GPIO0_F_IT	GPIO0_R_IT

Bits	Field Name	Description	Туре	Reset
7	GPIO3_F_IT	GPIO3 falling-edge detection interrupt status	RW W1 to Clr	0
6	GPIO3_R_IT	GPIO3 rising-edge detection interrupt status	RW W1 to Clr	0
5	GPIO2_F_IT	GPIO2 falling-edge detection interrupt status	RW W1 to Clr	0
4	GPIO2_R_IT	GPIO2 rising-edge detection interrupt status	RW W1 to Clr	0
3	GPIO1_F_IT	GPIO1 falling-edge detection interrupt status	RW W1 to Clr	0
2	GPIO1_R_IT	GPIO1 rising-edge detection interrupt status	RW W1 to Clr	0
1	GPIO0_F_IT	GPIO0 falling-edge detection interrupt status	RW W1 to Clr	0
0	GPIO0_R_IT	GPIO0 rising-edge detection interrupt status	RW W1 to Clr	0

Table 6-69. INT_MSK2_REG

Address Offset		0x53					
Physical Address Instance				(RESET DOMAIN RESET)	: GENERAL		
Description Interrupt mask register: When *_IT_MSK is set to 1, the associated interrupt is masked: INT1 signal is not activated, but interrupt status bit is updated. When *_IT_MSK is set to 0, the associated interrupt is enabled: INT1 signal is activated, *_IT is updated.					. –		
Туре		RW					
7	6	5	4	3	2	1	0
GPIO3_F_ IT_MSK	GPIO3_R_ IT_MSK	GPIO2_F_ IT_MSK	GPIO2_R_ IT_MSK	GPIO1_F_ IT_MSK	GPIO1_R_ IT_MSK	GPIO0_F_ IT_MSK	GPIO0_R_ IT_MSK



Bits	Field Name	Description	Туре	Reset
7	GPIO3_F_IT_MSK	GPIO3 falling-edge detection interrupt mask.	RW	1
6	GPIO3_R_IT_MSK	GPIO3 rising-edge detection interrupt mask.	RW	1
5	GPIO2_F_IT_MSK	GPIO2 falling-edge detection interrupt mask.	RW	1
4	GPIO2_R_IT_MSK	GPIO2 rising-edge detection interrupt mask.	RW	1
3	GPIO1_F_IT_MSK	GPIO1 falling-edge detection interrupt mask.	RW	1
2	GPIO1_R_IT_MSK	GPIO1 rising-edge detection interrupt mask.	RW	1
1	GPIO0_F_IT_MSK	GPIO0 falling-edge detection interrupt mask.	RW	1
0	GPIO0_R_IT _MSK	GPIO0 rising-edge detection interrupt mask.	RW	1

Table 6-70. INT_STS3_REG

Address Offset		0x54					
Physical Address Instance (RESET I			RESET DOMAIN	: FULL RESET)			
Description		Interrupt status register: The interrupt status bit is set to 1 when the associated interrupt event is detected. Interrupt static cleared by writing 1.					upt status bit is
Туре		RW					
7	6	5	4	3	2	1	0
PWRDN_IT	VMBCH2_L_IT	VMBCH2_H_IT	WTCHDG_IT	GPIO5_F_IT	GPIO5_R_IT	GPIO4_F_IT	GPIO4_R_IT

Bits	Field Name	Description	Туре	Reset
7	PWRDN_IT	PWRDN reset input high detected	RW W1 to Clr	0
6	VMBCH2_L_IT	Comparator2 input below threshold detection interrupt status	RW W1 to Clr	0
5	VMBCH2_H_IT	Comparator2 input above threshold detection interrupt status	RW W1 to Clr	0
4	WTCHDG_IT	Watchdog interrupt status	RW W1 to Clr	0
3	GPIO5_F_IT	GPIO5 falling-edge detection interrupt status	RW W1 to Clr	0
2	GPIO5_R_IT	GPIO5 rising-edge detection interrupt status	RW W1 to Clr	0
1	GPIO4_F_IT	GPIO4 falling-edge detection interrupt status	RW W1 to Clr	0
0	GPIO4_R_IT	GPIO4 rising-edge detection interrupt status	RW W1 to Clr	0

Table 6-71. INT_MSK3_REG

Address Offset		0x55					
Physical Address Instance					(RESET DOMAIN: GENERAL RESET)		
Description Interrupt mask register: When *_IT_MSK is set to 1, the associated interrupt is masked: INT1 signal is not ac interrupt status bit is updated. When *_IT_MSK is set to 0, the associated interrupt is enabled: INT1 signal is actival updated.					. –		
Туре		RW					
7	6	5	4	3	2	1	0
PWRDN_ IT_MSK	VMBCH2_L_ IT_MSK	VMBCH2_H_ IT_MSK	WTCHDG_ IT_MSK	GPIO5_F_ IT_MSK	GPIO5_R_ IT_MSK	GPIO4_F_ IT_MSK	GPIO4_R_ IT_MSK



Bits	Field Name	Description	Туре	Reset
7	PWRDN_IT_MSK	PWRDN interrupt mask	RW	1
6	VMBCH2_L_IT_MSK	Comparator2 input below threshold detection interrupt mask	RW	1
5	VMBCH2_H_IT_MSK	Comparator2 input above threshold detection interrupt mask	RW	1
4	WTCHDG_IT_MSK	Watchdog interrupt mask.	RW	1
3	GPIO5_F_IT_MSK	GPIO5 falling-edge detection interrupt mask.	RW	1
2	GPIO5_R_IT_MSK	GPIO5 rising-edge detection interrupt mask.	RW	1
1	GPIO4_F_IT_MSK	GPIO4 falling-edge detection interrupt mask.	RW	1
0	GPIO4_R_IT_MSK	GPIO4 rising-edge detection interrupt mask.	RW	1

Table 6-72. GPIO0_REG

Address Offset		0x60					
Physical Addres	ss			Instance		(RESET DOMAIN RESET)	: GENERAL
Description		GPIO0 configura	tion register				
Туре		RW					
7	6	5	4	3	2	1	0
GPIO_SLEEP	Reserved	GPIO_ODEN	GPIO_DEB	GPIO_PDEN	GPIO_CFG	GPIO_STS	GPIO_SET

Bits	Field Name	Description	Туре	Reset
7	GPIO_SLEEP ⁽¹⁾	1: as GPO, force low 0: No impact, keep as in active mode	RW	0
6	Reserved	Reserved bit	RO R returns 0s	0
5	GPIO_ODEN	Selection of output mode, EEPROM bit 0: Push-pull output 1: Open-drain output (Default value: See boot configuration) GPIO assigned to power-up sequence, this bit will be set to 1 by a TURNOFF reset	RW	0
4	GPIO_DEB	GPIO input debouncing time configuration: When 0, the debouncing is 91.5 µs using a 30.5 µs clock rate When 1, the debouncing is 150 ms using a 50 ms clock rate	RW	0
3	GPIO_PDEN	GPIO pad pulldown control: 1: Pulldown is enabled 0: Pulldown is disabled	RW	0
2	GPIO_CFG	Configuration of the GPIO pad direction: When 0, the pad is configured as an input When 1, the pad is configured as an output (Default value: See boot configuration)	RW	0
1	GPIO_STS	Status of the GPIO pad	RO	1
0	GPIO_SET	Value set on the GPIO output when configured in output mode GPIO assigned to power-up sequence, this bit will be in TURNOFF reset	RW	0

⁽¹⁾ The GPIO_SLEEP bit is a bit available only for GPIO_0/2/6/7. This bit will be take into account and be effective only if the GPIO_0/2/6/7 is associated to a TIME_SLOT. It means that this bit is useful only if the GPIO is part of the POWER UP SEQUENCE. Note that in this case the associated GPIO will be set as GPO. GPIO_SLEEP bit is a bit related to the PMU sleep mode only, No action in ACTIVE mode. It is used to define SLEEP mode state for GPIO 0/2/6/7.

Table 6-73. GPIO1_REG

Address Offset	0x61		
Physical Address		Instance	(RESET DOMAIN: GENERAL RESET)
Description	GPIO1 configuration register		



Table 6-73. GPIO1_REG (continued)

Type		RW					
7	6	5	4	3	2	1	0
	Reserved	GPIO_SEL	GPIO_DEB	GPIO_PDEN	GPIO_CFG	GPIO_STS	GPIO_SET

Bits	Field Name	Description	Туре	Reset
7:6	Reserved		RO R returns 0s	0x0
5	GPIO_SEL	Select signal to be available at GPIO when configured as output: 0: GPIO_SET 1: LED1 out	RW	0
4	GPIO_DEB	GPIO input debouncing time configuration: When 0, the debouncing is 91.5 µs using a 30.5 µs clock rate When 1, the debouncing is 150 ms using a 50 ms clock rate	RW	0
3	GPIO_PDEN	GPIO pad pulldown control: 1: Pulldown is enabled 0: Pulldown is disabled	RW	1
2	GPIO_CFG	Configuration of the GPIO pad direction: When 0, the pad is configured as an input When 1, the pad is configured as an output	RW	0
1	GPIO_STS	Status of the GPIO pad	RO	1
0	GPIO_SET	Value set on the GPIO output when configured in output mode	RW	0

Table 6-74. GPIO2_REG

Address Offset	ysical Address							
Physical Addres	ss		Instance			(RESET DOMAIN: GENERAL RESET)		
Description		GPIO2 configur	SPIO2 configuration register					
Туре		RW						
7	6	5	4	3	2	1	0	
GPIO_SLEEP	Re	served	GPIO_DEB	GPIO_PDEN	GPIO_CFG	GPIO_STS	GPIO_SET	

Bits	Field Name	Description	Type	Reset
7	GPIO_SLEEP	1: as GPO, force low 0: no impact, keep as in active mode	RW	0
6:5	Reserved		RO R returns 0s	0x0
4	GPIO_DEB	GPIO input debouncing time configuration: When 0, the debouncing is 91.5 µs using a 30.5 µs clock rate When 1, the debouncing is 150 ms using a 50 ms clock rate	RW	0
3	GPIO_PDEN	GPIO pad pulldown control: 1: Pulldown is enabled 0: Pulldown is disabled GPIO assigned to power-up sequence, this bit will be set to 0 by a TURNOFF reset	RW	1
2	GPIO_CFG	Configuration of the GPIO pad direction: When 0, the pad is configured as an input When 1, the pad is configured as an output (Default value: See boot configuration) GPIO assigned to power-up sequence, this bit will be set to 1 by a TURNOFF reset	RW	0
1	GPIO_STS	Status of the GPIO pad	RO	1
0	GPIO_SET	Value set on the GPIO output when configured in output mode GPIO assigned to power-up sequence, this bit will be in TURNOFF reset	RW	0



Table 6-75. GPIO3_REG

Address Offset		0x63						
Physical Address		Instance				(RESET DOMAIN: GENERAL RESET)		
Description		GPIO3 configu	ration register					
Туре		RW						
7	6	5	4	3	2	1	0	
Reserved	GPI)_SEL	GPIO_DEB	GPIO_PDEN	GPIO_CFG	GPIO_STS	GPIO_SET	

Bits	Field Name	Description	Туре	Reset
7	Reserved		RO R returns 0s	0
6:5	GPIO_SEL	Select signal to be available at GPIO when configured as output: 00: GPIO_SET 01: LED2 out 10: PWM out	RW	0x0
4	GPIO_DEB	GPIO input debouncing time configuration: When 0, the debouncing is 91.5 µs using a 30.5 µs clock rate When 1, the debouncing is 150 ms using a 50 ms clock rate	RW	0
3	GPIO_PDEN	GPIO pad pulldown control: 1: Pulldown is enabled 0: Pulldown is disabled	RW	1
2	GPIO_CFG	Configuration of the GPIO pad direction: When 0, the pad is configured as an input When 1, the pad is configured as an output	RW	0
1	GPIO_STS	Status of the GPIO pad	RO	1
0	GPIO_SET	Value set on the GPIO output when configured in output mode	RW	0

Table 6-76. GPIO4_REG

Address Offset								
Physical Address			Instance (RESET DOMAIN: GENERAL RESET)					
Description		GPIO4 configu	ation register					
Туре		RW						
7	6	5	4	3	2	1	0	
	Reserved		GPIO_DEB	GPIO_PDEN	GPIO_CFG	GPIO_STS	GPIO_SET	

Bits	Field Name	Description	Туре	Reset
7:5	Reserved		RO R returns 0s	0x0
4	GPIO_DEB	GPIO input debouncing time configuration: When 0, the debouncing is 91.5 µs using a 30.5 µs clock rate When 1, the debouncing is 150 ms using a 50 ms clock rate	RW	0
3	GPIO_PDEN	GPIO pad pulldown control: 1: Pulldown is enabled 0: Pulldown is disabled	RW	1
2	GPIO_CFG	Configuration of the GPIO pad direction: When 0, the pad is configured as an input When 1, the pad is configured as an output	RW	0
1	GPIO_STS	Status of the GPIO pad	RO	1
0	GPIO_SET	Value set on the GPIO output when configured in output mode	RW	0



Table 6-77. GPIO5_REG

Address Offset		0x65							
Physical Address				Instance		(RESET DOMAIN RESET)	: GENERAL		
Description		GPIO5 configur	GPIO5 configuration register						
Туре		RW							
7	6	5	4	3	2	1	0		
	Reserved		GPIO_DEB	GPIO_PDEN	GPIO_CFG	GPIO_STS	GPIO_SET		

Bits	Field Name	Description	Туре	Reset
7:5	Reserved		RO R returns 0s	0x0
4	GPIO_DEB	GPIO input debouncing time configuration: When 0, the debouncing is 91.5 µs using a 30.5 µs clock rate When 1, the debouncing is 150 ms using a 50 ms clock rate	RW	0
3	GPIO_PDEN	GPIO pad pulldown control: 1: Pulldown is enabled 0: Pulldown is disabled	RW	1
2	GPIO_CFG	Configuration of the GPIO pad direction: When 0, the pad is configured as an input When 1, the pad is configured as an output	RW	0
1	GPIO_STS	Status of the GPIO pad	RO	1
0	GPIO_SET	Value set on the GPIO output when configured in output mode	RW	0

Table 6-78. GPIO6_REG

Address Offset		0x66							
Physical Address			Instance			(RESET DOMAIN: GENERAL RESET)			
Description		GPIO6 configu	GPIO6 configuration register						
Туре		RW							
7	6	5	4	3	2	1	0		
GPIO_SLEEP		Reserved	GPIO_DEB	GPIO_PDEN	GPIO_CFG	GPIO_STS	GPIO_SET		

Bits	Field Name	Description	Туре	Reset
7	GPIO_SLEEP	1: as GPO, force low 0: no impact, keep as in active mode	RW	0
6:5	Reserved		RO R returns 0s	0x0
4	GPIO_DEB	GPIO input debouncing time configuration: When 0, the debouncing is 91.5 μs using a 30.5 μs clock rate When 1, the debouncing is 150 ms using a 50 ms clock rate	RW	0
3	GPIO_PDEN	GPIO pad pulldown control: 1: Pulldown is enabled 0: Pulldown is disabled GPIO assigned to power-up sequence, this bit will be set to 0 by a TURNOFF reset	RW	1
2	GPIO_CFG	Configuration of the GPIO pad direction: When 0, the pad is configured as an input When 1, the pad is configured as an output (Default value: See boot configuration) GPIO assigned to power-up sequence, this bit will be set to 1 by a TURNOFF reset	RW	0
1	GPIO_STS	Status of the GPIO pad	RO	1





Bits	Field Name	Description	Туре	Reset
0	GPIO_SET	Value set on the GPIO output when configured in output mode GPIO assigned to power-up sequence, this bit will be in TURNOFF reset	RW	0

Table 6-79. GPIO7_REG

Address Offset		0x67					
Physical Address				Instance		(RESET DOMAIN RESET)	: GENERAL
Description		GPIO7 configu	ration register				
Туре		RW					
7	6	5	4	3	2	1	0
GPIO_SLEEP		Reserved	GPIO_DEB	GPIO_PDEN	GPIO_CFG	GPIO_STS	GPIO_SET

Bits	Field Name	Description	Туре	Reset
7	GPIO_SLEEP	1: as GPO, force low 0: no impact, keep as in active mode	RW	0
6:5	Reserved		RO R returns 0s	0x0
4	GPIO_DEB	GPIO input debouncing time configuration: When 0, the debouncing is 91.5 µs using a 30.5 µs clock rate When 1, the debouncing is 150 ms using a 50 ms clock rate	RW	0
3	GPIO_PDEN	GPIO pad pulldown control: 1: Pulldown is enabled 0: Pulldown is disabled GPIO assigned to power-up sequence, this bit will be set to 0 by a TURNOFF reset	RW	1
2	GPIO_CFG	Configuration of the GPIO pad direction: When 0, the pad is configured as an input When 1, the pad is configured as an output (Default value: See boot configuration) GPIO assigned to power-up sequence, this bit will be set to 1 by a TURNOFF reset	RW	0
1	GPIO_STS	Status of the GPIO pad	RO	1
0	GPIO_SET	Value set on the GPIO output when configured in output mode GPIO assigned to power-up sequence, this bit will be in TURNOFF reset	RW	0

Table 6-80. GPIO8_REG

Address Offset	0x68					
Physical Address			Instance		(RESET DOMAIN RESET)	: GENERAL
Description	GPIO8 configura	ition register				
Туре	RW					
7 6	5	4	3	2	1	0
Reserved	GPIO_SEL	GPIO_DEB	GPIO_PDEN	GPIO_CFG	GPIO_STS	GPIO_SET

Bits	Field Name	Description	Type	Reset
7:6	Reserved		RO R returns 0s	0x0
5	GPIO_SEL	Select signal to be available at GPIO when configured as output: 0: GPIO_SET 1: PWM out	RW	0



Bits	Field Name	Description	Туре	Reset
4	GPIO_DEB	GPIO input debouncing time configuration: When 0, the debouncing is 91.5 µs using a 30.5 µs clock rate When 1, the debouncing is 150 ms using a 50 ms clock rate	RW	0
3	GPIO_PDEN	GPIO pad pulldown control: 1: Pulldown is enabled 0: Pulldown is disabled	RW	1
2	GPIO_CFG	Configuration of the GPIO pad direction: When 0, the pad is configured as an input When 1, the pad is configured as an output	RW	0
1	GPIO_STS	Status of the GPIO pad	RO	1
0	GPIO_SET	Value set on the GPIO output when configured in output mode	RW	0

Table 6-81. WATCHDOG_REG

Address Offset		0x69					
Physical Address				Instance		(RESET DOMAIN: RESET)	GENERAL
Description		Watchdog					
Туре		RW					
7	6	5	4	3	2	1	0
	Res	erved		WTCHDG_ MODE		WTCHDG_TIME	

Bits	Field Name	Description	Туре	Reset
7:4	Reserved		RO R returns 0s	0x0
3	WTCHDG_MODE	O: Periodic operation: A periodical interrupt is generated based on WTCHDG_TIME setting. IC will generate WTCHDOG shutdown if interrupt is not cleared during the period. I: Interrupt mode: IC will generate WTCHDOG shutdown if an interrupt is pending (no cleared) more than WTCHDG_TIME s.	RW	0
2:0	WTCHDG_TIME	000: Watchdog disabled 001: 5 seconds 010: 10 seconds 011: 20 Seconds 100: 40 seconds 101: 60 seconds 110: 80 seconds 111: 100 seconds (EEPROM bit) (Default value: See boot configuration)	RW	0x0

Table 6-82. VMBCH_REG

Address Offset		0x6A					
Physical Addres	ss			Instance		(RESET DOMAIN RESET)	I: GENERAL
Description		Comparator con	trol register				
Туре		RW					
7	6	5	4	3	2	1	0
Rese	rved			VMBCH_SEL			Reserved

100



Bits	Field Name	Description	Туре	Reset
7:6	Reserved		RO R returns 0s	0x0
5:1	VMBCH_SEL	Battery voltage comparator threshold (EEPROM) 11000 to 11111: 3.5 V 10111: 3.45 V	RW	0x00
		 01110: 3 V (default)		
		 00101: 2.55 V 00001 to 00100: 2.5 V 00000: Bypass (Default value: See boot configuration)		
0	Reserved		RO R returns 0s	0

Table 6-83. VMBCH2_REG

Address Offset		0x6B					
Physical Address				Instance		(RESET DOMAI RESET)	N: GENERAL
Description		Comparator for o	detecting battery d	lischarge below thi	reshold level		
Туре		RW					
7	6	5	4	3	2	1	0
Rese	erved			VMBDCH2_SEL			VMBDCH2_ DEB

Bits	Field Name	Description	Туре	Reset
7:6	Reserved		RO R returns 0s	0x0
5:1	VMBDCH2_SEL	Battery voltage comparator threshold 11000 to 11111: 3.5 V 10111: 3.45 V 00101: 2.55 V 00001 to 00100: 2.5 V 00000: Bypass	RW	0x00
0	VMBDCH2_DEB	Comp2 input debouncing time configuration: When 0, the debouncing is 91.5 µs using a 30.5 µs clock rate When 1, the debouncing is 150 ms using a 50 ms clock rate	RW	0

Table 6-84. LED_CTRL1_REG

Address Offset		0x6C					
Physical Addres	SS			Instance		(RESET DOMAIN RESET)	: GENERAL
Description		LED ON/OFF	control register.				
Туре		RW					
7	6	5	4	3	2	1	0
Rese	erved		LED2_PERIOD		LED1_PERIOD		



Bits	Field Name	Description	Туре	Reset
7:6	Reserved		RO R returns 0s	0x0
5:3	LED2_PERIOD	Period of LED2 signal: 000: LED2 OFF 001: 0.125 s 010: 0.25 s 110: 4 s 111: 8 s	RW	0x0
2:0	LED1_PERIOD	Period of LED1 signal: 000: LED1 OFF 001: 0.125 s 010: 0.25 s 10: 2 s 110: 4 s 111: 8 s	RW	0x0

Table 6-85. LED_CTRL2_REG1

Address Offset	0x6D					
Physical Address		Instance (RESET DOMAIN: GENERARESET)				
Description	LED ON/OFF cor	ntrol register.				
Туре	RW					
7 6	5	4	3	2	1	0
Reserved	LED2_SEQ	LED1_SEQ	LED2_O	N_TIME	LED1_O	N_TIME

Bits	Field Name	Description	Туре	Reset
7:6	Reserved		RO R returns 0s	0x0
5	LED2_SEQ	When 1, LED2 will repeat 2 pulse sequence: ON (ON_TIME) - OFF (ON TIME) - ON (ON TIME) - OFF remainder of the period When 0, LED2 will generate 1 pulse: ON (ON_TIME) - OFF (ON TIME))	RW	0
4	LED1_SEQ	When 1, LED1 will repeat 2 pulse sequence: ON (ON_TIME) - OFF (ON TIME) - ON (ON TIME) - OFF remainder of the period. When 0, LED1 will generate 1 pulse: ON (ON_TIME) - OFF (ON TIME))	RW	0
3:2	LED2_ON_TIME	LED2 ON time: 00: 62.5 ms 01: 125 ms 10: 250 ms 11: 500 ms	RW	0x0
1:0	LED1_ON_TIME	LED1 ON time: 00: 62.5 ms 01: 125 ms 10: 250 ms 11: 500 ms	RW	0x0

Table 6-86. PWM_CTRL1_REG

Address Offset	0x6E		
Physical Address		Instance	(RESET DOMAIN: GENERAL RESET)
Description	PWM frequency		
Туре	RW		

102



7	6	5	4	3	2	1	0
		Res	erved			PWM_	

Bits	Field Name	Description	Туре	Reset
7:2	Reserved	Reserved bit	RO R returns 0s	0x00
1:0	PWM_FREQ	Frequency of PWM: 00: 500 Hz 01: 250 Hz 10: 125 Hz 11: 62.5 Hz	RW	0x0

Table 6-87. PWM_CTRL2_REG

Address Offset		0x6F					
Physical Address				Instance		(RESET DOMAIN RESET)	I: GENERAL
Description		PWM duty cycle.					
Туре		RW					
7	6	5	4	3	2	1	0
			FREQ_	DUTY_CYCLE			

Bits	Field Name	Description	Туре	Reset
7:0	FREQ_DUTY_CYCLE	Duty cycle of PWM: 00000000: 0/256	RW	0x00
		 11111111: 255/256		

Table 6-88. SPARE_REG

Address Offset		0x70					
Physical Addres	ss			Instance	(RESET DOMAIN	: FULL RESET)
Description		Spare functional	register				
Туре		RW					
7	6	5	4	3	2	1	0
			SF	ARE			

Bits	Field Name	Description	Туре	Reset
7:0	SPARE	Spare bits	RW	0x00

Table 6-89. VERNUM_REG

Address Offset		0x80					
Physical Address	s			Instance	(RESET DOMAIN	: FULL RESET)
Description		Silicon version n	umber				
Туре		RW					
7	6	5	4	3	2	1	0
READ_BOOT		Reserved			VER	NUM	



Bits	Field Name	Description	Туре	Reset
7	READ_BOOT	To enable the read of the BOOT mode if you want to enter JTAG mode, this be must set to 1.	RW	0
6:4	Reserved	Reserved bit	RO R returns 0s	0x0
3:0	VERNUM	Value depending on silicon version number 0000 - Revision 1.0	RO	0x0



7 Applications, Implementation, and Layout

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

7.1 Package Description

The following table lists the package descriptions for the TPS65911x PMU devices:

PACKAGE	TPS65911x
Туре	ZRC98 BGA Microstar Junior
Size (mm)	6 × 9
Substrate layers	1 layer
Pitch ball array (mm)	0.65 mm
Number of balls	98
Thickness (mm) (maximum height including balls)	1 mm

7.2 PCB Layout

The package ballout of the TPS65911x device supports the use of inexpensive 4-layer, non-HID board technology. Figure 7-1 shows an example layout.

Regardless of the chosen board technology, special care must be taken when designing the board layout for the TPS65911x to ensure performance. For detailed guidelines, see *TPS65911 Layout Guidelines* (SWCU080).




Figure 7-1. TPS65911 EVM Top Copper With Component Placement



8 Device and Documentation Support

8.1 Related Links

Table 8-1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 8-1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS659110	Click here	Click here	Click here	Click here	Click here
TPS659112	Click here	Click here	Click here	Click here	Click here
TPS659113	Click here	Click here	Click here	Click here	Click here
TPS659114	Click here	Click here	Click here	Click here	Click here
TPS659118	Click here	Click here	Click here	Click here	Click here
TPS6591133	Click here	Click here	Click here	Click here	Click here

8.2 Trademarks

OMAP is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

8.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

8.4 Glossary

8.4.1 Acronyms, Abbreviations, and Definitions

ACRONYM	DEFINITION
DDR	Dual-Data Rate (memory)
ES	Engineering Sample
ESD	Electrostatic Discharge
FET	Field Effect Transistor
EPC	Embedded Power Controller
FSM	Finite State Machine
GND	Ground
GPIO	General-Purpose I/O
НВМ	Human Body Model
HD	Hot-Die
HS-I ² C	High-Speed I ² C
I ² C	Inter-Integrated Circuit
IC	Integrated Circuit
ID	Identification
IDDQ	Quiescent supply current
IEEE	Institute of Electrical and Electronics Engineers
IR	Instruction Register
I/O	Input/Output
JEDEC	Joint Electron Device Engineering Council
JTAG	Joint Test Action Group
LBC7	Lin Bi-CMOS 7 (360 nm)
LDO	Low Drop Output voltage linear regulator



ACRONYM	DEFINITION
LP	Low-Power application mode
LSB	Least Significant Bit
MMC	Multimedia Card
MOSFET	Metal Oxide Semiconductor Field Effect Transistor
NVM	Nonvolatile Memory
OD	Open Drain
ОМАР™	Open Multimedia Application Platform™
RTC	Real-Time Clock
SMPS	Switched Mode Power Supply
SPI	Serial Peripheral Interface
POR	Power-On Reset

For additional terms, see SLYZ022-TI Glossary.

8.5 Detailed Revision History

Table 8-2. Detailed Revision History

Version	Literature Number	Date	Notes
*	SWCS049	June 2010	See ⁽¹⁾ .
Α	SWCS049A	February 2011	See ⁽²⁾ .
В	SWCS049B	February 2011	See ⁽³⁾ .
С	SWCS049C	May 2011	See ⁽⁴⁾ .

- (1) TPS65911 Data Manual, SWCS049 Initial release.
- 2) TPS65911 Data Manual, SWCS049A Version A:
 - Update Figure 1-1: LDO1, LDO2, LDO3, LDO6, and LDO7.
 - Remove table, SUPPORTED PROCESSORS AND CORRESPONDING PART NUMBERS
 - Update Section 5.3: Adjust pin names and add exception.
 - Update Section 5.5: VDDCtrl SMPS, update FET part number.
 - Update: Section 5.7: Add updated BOOT1 characteristics.
 - Update: Section 5.19: Update LDO1 and LDO2 characteristics.
 - Update Section 5.21: Update LDO5.
 - Update Section 5.22: Update LDO6, LOD7, and LDO8.
 - Update Table 6-1: Update LDO1, LDO2, LDO3, LOD7, and LDO8
 - Update Table 6-2: Remove SEL [6:0] selection bits.
 - Update Section 6.3.3.6: Add more explanation and reorganize section.
 - Add explanation to: Section 6.3.3.6, Section 6.3.3.9, Section 6.3.3.10, and Section 6.3.3.11.
 - Update Section 6.10: Add Section 6.10.1.
 - Update Table 6-6, Register Rest values.
 - Update Register Table: Table 6-43, Table 6-44, Table 6-53, and Table 6-55.
 - Update Table 4-1: BGA Pin column.
- (3) TPS65911 Data Manual, SWCS049B Version B:
 - Update VCC6 in Section 5.1.
- (4) TPS65911 Data Manual, SWCS049C Version C:
 - Update Table 4-1, BGA Pins: NRESPWRON, VCC1, GND1, VCCIO, GNDIO, AGND, and AGND2.



Table 8-2. Detailed Revision History (continued)

Version	Literature Number	Date	Notes
D	SWCS049D	July 2011	See ⁽⁵⁾ .
Е	SWCS049E	July 2011	See ⁽⁶⁾ .
F	SWCS049F	August 2011	See ⁽⁷⁾ .

- TPS65911 Data Manual, SWCS049D Version D:
 - Update Section 5.1:
 - Add VBACKUP
 - Voltage range on balls HDRST Replace "VRTCMAX + 0.32 by "7"
 - Update Section 5.3:
 - Add VCC4 and VBACKUP
 - Input voltage range on pins or balls Remove VCC4
 - Update Section 5.6: Change "HDRST programmable.." to "HDREST, PWRDN programmable.."
 - Update Section 5.14: Specify Input voltage range of VCC7
 - Update Section 5.15: Add discharge resistance
 - Update Section 5.16:
 - Add DC output voltage maximum value
 - Add discharge resistance
 - Update VGAIN SEL test conditions and typ value
 - Update Section 5.17:
 - Add DC output voltage maximum value
 - Add discharge resistance
 - Update VGAIN_SEL test conditions
 - Update Section 5.18: Add tablenote to Rated output current 6000 mA
 - Update Section 5.23.1:
 - Update introductory statement
 - Add note to Figure 5-1
 - Align Parameters in Table 5-1 with Figure 5-1
 - Update Section 5.23.2: Add note to Figure 5-2
 - Update: Add J3 to AGND in Table 4-1
 - Update Section 6:
 - Update Table 6-1: VDD1 and VDD2 voltages
 - Device POWER ON enable conditions: Add additional device power enable condition
 - Device SLEEP enable conditions: Replace "... keeping the SLEEP signal floating, or ..." with "... keeping the SLEEP signal in the active polarity state, or...
 - Device reset scenarios: Replace "VCC7 < VBNPR" with " VDD7 < VBNPR and BB < VBNPR"
 - Update introduction for Table 6-2
 - Update Table 6-2: Remove all values in EEPROM Boot column
 - Update Table 6-3:
 - Remove all values in EEPROM Boot column
 - Update INT_MSK_REG.VMBHI_MSK description
 - Update Section 5.4: Pin count from 96 to 98
 - Update Section 6.13:
 - Update Table 6-37, Table 6-38, Table 6-40, and Table 6-41: SEL bit description Update Table 6-67: Update VMBHI_IT_MSK bit description

 - Update Table 6-80: Update GPIO SEL bit description Replace LED1 out with PWM out
- TPS65911 Data Manual, SWCS049E Version E: Update .
- TPS65911 Data Manual, SWCS049F Version F:
 - Add Section 7.2.
 - Update Table 6-67: Update bit 1, VMBHI_IT_MSK description.
 - Update Section 6.3.1: Device reset scenarios: Replace "VDD7 < VBNPR" with " VCC7 < VBNPR"
 - Add Section 3.1.



Table 8-2. Detailed Revision History (continued)

Version	Literature Number	Date	Notes
G	SWCS049G	October 2011	See ⁽⁸⁾ .
Н	SWCS049H	May 2012	See ⁽⁹⁾
I	SWCS049I	June 2012	See ⁽¹⁰⁾
J	SWCS049J	September 2012	See ⁽¹¹⁾
K	SWCS049K	December 2012	See ⁽¹²⁾
L	SWCS049L	February 2014	See ⁽¹³⁾
М	SWCS049M	May 2014	See ⁽¹⁴⁾

- TPS65911 Data Manual, SWCS049G Version G:
 - Update Section 5.19, Section 5.20, Section 5.21, Section 5.22:
 - Update turn-on time
 - Update DC line regulation
 - Update Section 5.15
 - Update rated output current I_{OUTmax}.
 - Update Section 5.16 and Section 5.17
 - Update rated output current I_{OUTmax}.
 - Update DC line regulation
 - Update DC load regulation
 - Update Section 5.7
 - Update Related Open-Drain I/Os: GPIO2, GPIO7
 - Update Section 5.18
 - · Add Supply Current, Internal Reference Voltage, Output discharge, Output drivers, Boot strap switch, Duty and frequency control, softstart, current sense protection, UVLO, and thermal shutdown.
 - Remove DC line regulation, DC load regulation, Transient load regulation, Overshoot/undershoot, Rated output I_{OLITmax}, and Conversion efficiency.
 - Section 5.15 and Section 5.17 Remove lout = 1500 mA value

 - Table 6-1 Update VIO, VDD1, VDD2, and VDDCtrl Figure 1-1 Update VIO, VDD1, and VDD2
- (9) TPS65911 Data Manual, SWCS049H Version H:
 - Update Section 5.15
 - Update Rated output current description- add ILMAX bit configuration
 - Update PMOS current limit (high-side) description
 - Update NMOS current limit (high-side) description Update Figure 5-2 - CLK32KOUT out pin name (fixed typo)
 - Update Figure 6-1
 - Update Table 6-35, VIO_REG Update ILMAX description
 - Update Table 6-36, VDD1_REG Update ILMAX and and TSTEP field numbers and VGAIN_SEL description Update Table 6-39, VDD2_REG Update VGAIN_SEL description; align bit field numbering

 - Update Table 6-43, VDDCRTL_OP_REG Update SEL description
 - Update Table 6-44, VDDCRTL_SR_REG Update SEL description
 - Update Table 5-2 t_{dbPWRONF}: PWRON falling-edge debouncing delay Update unit of measure
 - Update Table 5-3 Replace tACT2SLP by tACT2SLPCK32K
 - Update Figure 5-5 Replace tdONVMBHI by tdONPWHOLD
 - Update Table 5-4 Replace tdONVMBHI by tdONPWHOLD
 - Update Section 6.3.3.6 Replace 100 µs by 100 ms
 - Update Table 6-56 Add Bit 0,1, and 3: TURN OFF RESET to the description
 - Update Table 6-57 Add TSLOT_LENGTH: TURN OFF RESET to the description
 - Update Table 6-72 Add footnote
- (10) TPS65911 Data Manual, SWCS049I Version I:
 - Update Section 5.1 Add VDDIO
 - Update Section 5.3 Add VDDIO
 - Update Section 5.6 Remove PWRDN
 - Update Table 4-1 Remove PD from PWRDN
- (11) TPS65911 Data Manual, SWCS049J Version J:
 - Update Section 5.3: Fix typo on HDRST pin
 - Update Section 6.13: Update full reset:
 - Full reset: All digital logic of device is reset.
 - Caused by POR (power on reset) when VCC7 < VBNPR and BB < VBNPR
- (12) TPS65911 Data Manual, SWCS049K Version K
 - Update Table 6-3 Changed VMBCH_REG to EEPROM
- (13) TPS65911 Data Manual, SWCS049L Version L
 - Update Section 3.1 Added TPS659116
- (14) TPS65911 Data Manual, SWCS049M Version M
 - Update Section 3.1 Added TPS65911062



9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





24-Aug-2016

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS6591102A2ZRCR	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS6591102A2	Samples
TPS6591102AA2ZRCR	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS6591102AA2	Samples
TPS6591103A2ZRCR	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS6591103A2	Samples
TPS6591104A2ZRC	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	240	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS6591104A2	Samples
TPS6591104A2ZRCR	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS6591104A2	Samples
TPS6591104DA2ZRC	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	240	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS6591104DA2	Samples
TPS6591104EA2ZRCR	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	T6591104EA2	Samples
TPS6591106A2ZRCR	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	T6591106A2	Samples
TPS6591109A2ZRCR	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS6591109A2	Samples
TPS659110A2ZRC	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	240	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659110A2	Samples
TPS659110A2ZRCR	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659110A2	Samples
TPS659112A2ZRC	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	240	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659112A2	Samples





www.ti.com 24-Aug-2016

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS659112A2ZRCR	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659112A2	Samples
TPS6591133A2ZRC	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	240	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS6591133A2	Samples
TPS6591133A2ZRCR	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS6591133A2	Samples
TPS659113A2ZRC	NRND	BGA MICROSTAR JUNIOR	ZRC	98	240	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659113A2	
TPS659113A2ZRCR	NRND	BGA MICROSTAR JUNIOR	ZRC	98	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	TPS659113A2	
TPS659114A2ZRCR	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	659114A2	Samples
TPS659114A2ZRCT	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	659114A2	Samples
TPS659118A2ZRCR	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	659118A2	Samples
TPS659118A2ZRCT	ACTIVE	BGA MICROSTAR JUNIOR	ZRC	98	250	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 85	659118A2	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



PACKAGE OPTION ADDENDUM

24-Aug-2016

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Aug-2016

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS6591102A2ZRCR	BGA MI CROSTA R JUNI OR	ZRC	98	2500	330.0	16.4	6.3	9.3	1.5	12.0	16.0	Q1
TPS6591104A2ZRCR	BGA MI CROSTA R JUNI OR	ZRC	98	2500	330.0	16.4	6.3	9.3	1.5	12.0	16.0	Q1
TPS6591104EA2ZRCR	BGA MI CROSTA R JUNI OR	ZRC	98	2500	330.0	16.4	6.3	9.3	1.5	12.0	16.0	Q1
TPS6591106A2ZRCR	BGA MI CROSTA R JUNI OR	ZRC	98	2500	330.0	16.4	6.3	9.3	1.5	12.0	16.0	Q1
TPS6591109A2ZRCR	BGA MI CROSTA R JUNI OR	ZRC	98	2500	330.0	16.4	6.3	9.3	1.5	12.0	16.0	Q1
TPS659110A2ZRCR	BGA MI CROSTA R JUNI	ZRC	98	2500	330.0	16.4	6.3	9.3	1.5	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Aug-2016

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	OR											
TPS659112A2ZRCR	BGA MI CROSTA R JUNI OR	ZRC	98	2500	330.0	16.4	6.3	9.3	1.5	12.0	16.0	Q1
TPS6591133A2ZRCR	BGA MI CROSTA R JUNI OR	ZRC	98	2500	330.0	16.4	6.3	9.3	1.5	12.0	16.0	Q1
TPS659113A2ZRCR	BGA MI CROSTA R JUNI OR	ZRC	98	2500	330.0	16.4	6.3	9.3	1.5	12.0	16.0	Q1
TPS659118A2ZRCR	BGA MI CROSTA R JUNI OR	ZRC	98	2500	330.0	16.4	6.3	9.3	1.5	12.0	16.0	Q1
TPS659118A2ZRCT	BGA MI CROSTA R JUNI OR	ZRC	98	250	330.0	16.4	6.3	9.3	1.5	12.0	16.0	Q1



^{*}All dimensions are nominal




PACKAGE MATERIALS INFORMATION

www.ti.com 25-Aug-2016

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS6591102A2ZRCR	BGA MICROSTAR JUNIOR	ZRC	98	2500	336.6	336.6	31.8
TPS6591104A2ZRCR	BGA MICROSTAR JUNIOR	ZRC	98	2500	336.6	336.6	31.8
TPS6591104EA2ZRCR	BGA MICROSTAR JUNIOR	ZRC	98	2500	336.6	336.6	31.8
TPS6591106A2ZRCR	BGA MICROSTAR JUNIOR	ZRC	98	2500	336.6	336.6	31.8
TPS6591109A2ZRCR	BGA MICROSTAR JUNIOR	ZRC	98	2500	336.6	336.6	31.8
TPS659110A2ZRCR	BGA MICROSTAR JUNIOR	ZRC	98	2500	336.6	336.6	31.8
TPS659112A2ZRCR	BGA MICROSTAR JUNIOR	ZRC	98	2500	336.6	336.6	31.8
TPS6591133A2ZRCR	BGA MICROSTAR JUNIOR	ZRC	98	2500	336.6	336.6	31.8
TPS659113A2ZRCR	BGA MICROSTAR JUNIOR	ZRC	98	2500	336.6	336.6	31.8
TPS659118A2ZRCR	BGA MICROSTAR JUNIOR	ZRC	98	2500	336.6	336.6	31.8
TPS659118A2ZRCT	BGA MICROSTAR JUNIOR	ZRC	98	250	336.6	336.6	31.8

ZRC (S-PBGA-N98)

PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. MicroStar Junior™ BGA configuration
- D. Falls within JEDEC MO-225
- E. This package is lead-free.

MicroStar Junior BGA is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity