




处理器设计的五个步骤

- 1. 分析指令, 得出对数据通路的需求
- 2. 选择数据通路上合适的组件
- 3. 连接组件构成数据通路
- 4. 分析每一条指令的实现,以确定控制信号
- 5. 集成控制信号,完成控制逻辑

集成控制信号



专用通路结构控制信号总结

```
指令
          数据通路和控制信号:
ADD
          R[rd] \leftarrow R[rs] + R[rt]:
                                                         PC \leftarrow PC + 4
           Branch = 0, Jump=0, ALUsrc = BusB, Extop=x, ALUctr = "add",
           Memwrite=0, MemtoReg=ALU, RegDst = rd, RegWr=1
Ori
                                                          PC \leftarrow PC + 4
          R[rd] \leftarrow R[rs] \text{ or } R[rt];
          PC_source = 0, Jump=0, Extop = "Sn", ALUsrc = Im, ALUCtr = "or",
          Memwite=0, MemtoReg=ALU, RegDst = rt, RegWr=1
LOAD
                                                         PC \leftarrow PC + 4
          R[rt] \leftarrow MEM[R[rs] + sign ext(Imm16)];
           Branch = 0, Jump=0, Extop = "Sn", ALUsrc = Im, ALUctr= "add",
          Memwrite=0, MemtoReg=Mem, RegDst = rt, RegWr=1
                                                      PC \leftarrow PC + 4
STORE
          MEM[R[rs] + sign ext(Imm16)] \leftarrow R[rs];
           Branch = 0, Jump=0, Extop = "Sn", ALUsrc = Im, ALUctr = "add",
          Memwrite=1, MemtoReg=x, RegDst = x, RegWr=0
          if (R[rs] == R[rt]) then PC \leftarrow PC + sign ext(Imm16) \parallel 00 else PC \leftarrow PC + 4
BEO
           ALUsrc = BusB, Extop = "Sn", ALUctr = "sub", Branch = "Br", Jump=0,
           Memwrite=0, Regwrite=0, MemtoReg=x, RegDst = x,
JUMP
          PC \leftarrow (PC + 4[31-28], I_{25-0}) \parallel 00
           Jump=1, Memwrite=0, Regwrite=0, 其余=x
```




控制信号总结

func	10 0000	10 0010	无关项					
op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010	
	add	sub	ori	lw	SW	beq	jump	
RegDst	1	1	0	0	Х	Χ	Х	
ALUSrc	0	0	1	1	1	0	Х	
MemtoReg	0	0	0	1	X	Х	Х	
RegWrite	1	1	1	1	0	0	0	
MemWrite	0	0	0	0	1	0	0	
Branch	0	0	0	0	0	1	0	
Jump	0	0	0	0	0	0	1	
ExtOp	X	Х	0	1	1	1	Х	
ALUctr<2:0>	Add	Subtr	Or	Add	Add	Subtr	XXX	




ALU Control的局部译码

ор	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	SW	beg	jump
RegDst	1	0	0	Χ	Χ	Χ
ALUSrc	0	1	1	1	0	Χ
MemtoReg	0	0	1	Χ	Χ	Χ
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	Χ	0	1	1	Χ	Χ
ALUctr	Add/Subtr	Or	Add	Add	Subtr	XXX





ALUop的编码



对 ALUop 编码(N=3)

	R-type	ori	lw	SW	beq	jump
ALUop (Symbolic)	"R-type"	Or	Add	Add	Subtr	XXX
ALUop<2:0>	1 xx	0 10	0 00	0 00	0x1	XXX

ALUop 也可以只用两位(N=2): J-xx, R:11, ori:10, beq:01, lw/sw:00,



ALUctr的编码

10 0100


10 0101

10 1010

and

set-on-less-than

or



100

101

010

And

Or

Subtract

ALUctr 的真值表

R型指	令由		非R型	型指令由		_				
func决定	func决定ALUctr ALUop决定ALUctr					funct<	3:0>	指令的运	5算操作	
							, 000	0	add	
ALUop	R-型	ori	lw	SW	bee	<u>q</u>	/ 001	0	subtract	
(符号)	"R-typ	o' Or	Add	Add	Subt	r	/ 010	0	and	
ALUop<2:0>	<i>/</i> 1 00	, 0 10	0 00	0.00	0 2	κ 1 /	0101		or	
		<u> </u>				- //	101	0	set-on-	less-thar
	/									
ALUo	p /		func	2		l /	LU		ALUctr	
bit2 bit/1	bit0	bit<3>	bit<2>	bit<1> b	it<0>	/ 运算	操作	bit<2	> bit<1>	bit<0>
0 / 0	0	X	X	X	Х /	Ac	dd	0	0	0
0 / x	/ 1	X	X	X	x /	Subt	tract	0	0	1
0 / 1	0	X	X	X	x /	O)r	1	1	0
1 × x	X	0	0	0	0,	Ac	dd	0	0	0
1 x	X	0	0	1	0	Subt	tract	0	0	1
1 x	X	0	1	0	0	Ar	nd	0	1	0
1 x	X	0	1	0	1	O)r	1	1	0
1 x	X	1	0	1	0	Subt	tract	0	0	1




ALUctr<0>的逻辑表达式

ALUctr[0]=1 所在的行

ALUop		fui	nc		
bit<2>bit<1>bit<0>	bit<3>	-bit<2>	>bit<1>	-bit<0>	ALUctr<0>
0 x 1	Х	X	Χ	X	1
1 x x	(0)	0	1	0	1
1 x x	$ \overline{ 1 } $	0	1	0	1



ALU Control 控制信号汇总



- ALUctr<0> = !ALUop<2> & ALUop<0> + ALUop<2> & !func<2> & func<1> & !func<0>
- ALUctr<1> = !ALUop<2> & ALUop<1> & !ALUop<0 ALUop<2> & !func<3> & func<2> & !func<1>
- ALUctr<2> = !ALUop<2> & ALUop<1> & !ALUop<0> + ALUop<2> & !func<3> & func<2> & !func<1> & func<0>


Main Control 的真值表

ALUop (符号)

ALUop <2>

ALUop <1>

ALUop <0>



		- 3					
主控制	器的输入 op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
		R-type	ori	lw	SW	beq	jump
	RegDst	1	0	0	Χ	Χ	Χ
	ALUSrc	0	1	1	1	0	Χ
	MemtoReg	0	0	1	Χ	X	Х
	RegWrite	1	1	1	0	0	0
输出	MemWrite	0	0	0	1	0	0
	Branch	0	0	0	0	1	0
	Jump	0	0	0	0	0	1
	ExtOp	Х	0	1	1	Χ	Х

Or

Add

Add

0

0

0

Subtr

XXX

Χ

"R-型"


Χ

Χ


主控制器的输出

RegWrite 信号的真值表

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	SW	beq	jump
RegWrite	1	1	1	0	0	0



其他控制信号真值表



小结

