

# 控制逻辑




上海交通大学  
SHANGHAI JIAO TONG UNIVERSITY

# 处理器设计的五个步骤

1. 分析指令，得出对数据通路的需求
2. 选择数据通路上合适的组件
3. 连接组件构成数据通路
4. 分析每一条指令的实现，以确定控制信号
5. **集成控制信号，完成控制逻辑**

# 集成控制信号



# 专用通路结构控制信号总结

指令      数据通路和控制信号:

ADD	$R[rd] \leftarrow R[rs] + R[rt];$	$PC \leftarrow PC + 4$
	Branch = 0 , Jump=0, ALUsrc = BusB , Extop=x, ALUctr = “add”, Memwrite=0, MemtoReg=ALU, RegDst = rd, RegWr=1	
Ori	$R[rd] \leftarrow R[rs] \text{ or } R[rt];$	$PC \leftarrow PC + 4$
	PC_source = 0, Jump=0, Extop = “Sn”, ALUsrc = Im, ALUctr = “or”, Memwrite=0, MemtoReg=ALU, RegDst = rt, RegWr=1	
LOAD	$R[rt] \leftarrow \text{MEM}[ R[rs] + \text{sign\_ext}(\text{Imm16})];$	$PC \leftarrow PC + 4$
	Branch = 0 , Jump=0, Extop = “Sn”, ALUsrc = Im, ALUctr= “add”, Memwrite=0, MemtoReg=Mem, RegDst = rt, RegWr=1	
STORE	$\text{MEM}[ R[rs] + \text{sign\_ext}(\text{Imm16})] \leftarrow R[rs];$	$PC \leftarrow PC + 4$
	Branch = 0 , Jump=0, Extop = “Sn”, ALUsrc = Im, ALUctr = “add”, Memwrite=1, MemtoReg=x, RegDst = x, RegWr=0	
BEQ	if ( $R[rs] == R[rt]$ ) then $PC \leftarrow PC + \text{sign\_ext}(\text{Imm16}) \parallel 00$ else $PC \leftarrow PC + 4$	
	ALUsrc = BusB , Extop = “Sn”, ALUctr = “sub” , Branch = “Br”, Jump=0, Memwrite=0, Regwrite=0, MemtoReg=x, RegDst = x,	
JUMP	$PC \leftarrow (PC + 4[31-28], I_{25-0}) \parallel 00$	
	Jump=1, Memwrite=0, Regwrite=0, 其余=x	




## 控制信号总结

	func	10 0000	10 0010	无关项			
	op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100 00 0010
		add	sub	ori	lw	sw	beq jump
RegDst		1	1	0	0	x	x x
ALUSrc		0	0	1	1	1	0 x
MemtoReg		0	0	0	1	x	x x
RegWrite		1	1	1	1	0	0 0
MemWrite		0	0	0	0	1	0 0
Branch		0	0	0	0	0	1 0
Jump		0	0	0	0	0	0 1
ExtOp		x	x	0	1	1	1 x
ALUctr<2:0>		Add	Subtr	Or	Add	Add	Subtr xxx




## ALU Control的局部译码

op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUctr	Add/Subtr	Or	Add	Add	Subtr	xxx





# ALUop的编码




对 ALUop 编码(N=3)

	R-type	ori	lw	sw	beq	jump
ALUop (Symbolic)	“R-type”	Or	Add	Add	Subtr	xxx
ALUop<2:0>	1 xx	0 10	0 00	0 00	0x1	xxx

ALUop 也可以只用两位 (N=2) :  
J-xx , R:11, ori:10, beq:01, lw/sw:00,



# ALUctr的编码





# ALUctr 的真值表

R型指令由  
func决定ALUctr

非R型指令由  
ALUop决定ALUctr

ALUop (符号)	R-型 “R-type”	ori	lw	sw	beq
ALUop<2:0>	1 00	0 10	0 00	0 00	0 x1

funct<3:0>	指令的运算操作
0000	add
0010	subtract
0100	and
0101	or
1010	set-on-less-than

ALUop			func				ALU 运算操作	ALUctr		
bit2	bit1	bit0	bit<3>	bit<2>	bit<1>	bit<0>		bit<2>	bit<1>	bit<0>
0	0	0	x	x	x	x	Add	0	0	0
0	x	1	x	x	x	x	Subtract	0	0	1
0	1	0	x	x	x	x	Or	1	1	0
1	x	x	0	0	0	0	Add	0	0	0
1	x	x	0	0	1	0	Subtract	0	0	1
1	x	x	0	1	0	0	And	0	1	0
1	x	x	0	1	0	1	Or	1	1	0
1	x	x	1	0	1	0	Subtract	0	0	1



## ALUctr<0> 的逻辑表达式


ALUctr[0]=1 所在的行

ALUop			func				ALUctr<0>
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	
0	x	1	x	x	x	x	1
1	x	x	0	0	1	0	1
1	x	x	1	0	1	0	1

$$\text{ALUctr<0>} = \text{!ALUop<2>} \& \text{ALUop<0>} +$$
$$\text{ALUop<2>} \& \text{!func<2>} \& \text{func<1>} \& \text{!func<0>}$$




## ALU Control 控制信号汇总



- $ALUctr<0> = !ALUOp<2> \& ALUOp<0> +$   
 $ALUOp<2> \& !func<2> \& func<1> \& !func<0>$
- $ALUctr<1> = !ALUOp<2> \& ALUOp<1> \& !ALUOp<0> +$   
 $ALUOp<2> \& !func<3> \& func<2> \& !func<1>$
- $ALUctr<2> = !ALUOp<2> \& ALUOp<1> \& !ALUOp<0> +$   
 $ALUOp<2> \& !func<3> \& func<2> \& !func<1> \& func<0>$

# Main Control 的真值表




主控制器的输入  $\rightarrow$  op

	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUOp (符号)	“R-型”	Or	Add	Add	Subtr	xxx
ALUOp <2>	1	0	0	0	0	x
ALUOp <1>	x	1	0	0	x	x
ALUOp <0>	x	0	0	0	1	x

主控制器的输出

# RegWrite 信号的真值表


op	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegWrite	1	1	1	0	0	0



$$\text{RegWrite} = \text{R型} + \text{ori} + \text{lw}$$

$$\begin{aligned} &= !\text{op}<5> \& !\text{op}<4> \& !\text{op}<3> \& !\text{op}<2> \& !\text{op}<1> \& !\text{op}<0> && (\text{R型}) \\ &+ !\text{op}<5> \& !\text{op}<4> \& \text{op}<3> \& \text{op}<2> \& !\text{op}<1> \& \text{op}<0> && (\text{ori}) \\ &+ \text{op}<5> \& !\text{op}<4> \& !\text{op}<3> \& !\text{op}<2> \& \text{op}<1> \& \text{op}<0> && (\text{lw}) \end{aligned}$$

# 其他控制信号真值表



# 小结

