




### 处理器设计的五个步骤

- 1. 分析指令, 得出对数据通路的需求
- 2. 选择数据通路上合适的组件
- 3. 连接组件构成数据通路
- 4. 分析每一条指令的实现,以确定控制信号
- 5. 集成控制信号,完成控制逻辑

# 单周期处理器




#### 控制信号

ALUCtr运算操作码ALUSrcALU数据选择ExtOp无/带符号扩展

Branch 是否为条件转移指令 Jump 是否为无条件转移指令 MemWrite 存储器写 MemtoReg写数据选择RegWrite数据寄存器写RegDst写寄存器选择

指令数据通路ADDPC <- PC + 4</th>控制信号:


 $R[rd] \leftarrow R[rs] + R[rt];$ 



ADD  $PC \leftarrow PC + 4$ 

控制信号: Branch = 0, Jump=0,

R[rd] <- R[rs] + R[rt]; ALUsrc = BusB , ALUctr = "add", Extop=x, Memwrite=0, MemtoReg=ALU, RegDst = rd, RegWr=1




ADD  $PC \leftarrow PC + 4$ 

控制信号: Branch = 0, Jump=0,

 $R[rd] \leftarrow R[rs] + R[rt];$ 


ALUsrc = BusB , ALUctr = "add", Extop=x, Memwrite=0, MemtoReg=ALU, RegDst = rd, RegWr=1



Ori  $PC \leftarrow PC + 4$ 

R[rt] <- R[rs] or unsign\_ext(Imm16)];;

控制信号:



Ori


$$PC \leftarrow PC + 4$$

控制信号:

$$PC_{source} = 0, Jump=0,$$

R[rt] <- R[rs] or unsign\_ext(Imm16)];


ALUsrc = Im, ALUCtr = "or", Extop = "unSn, Memwite=0, MemtoReg=ALU, RegDst = rt, RegWr=1



Ori  $PC \leftarrow PC + 4$ 

控制信号: PC\_source = 0, Jump=0,


# R[rt] <- R[rs] or unsign\_ext(Imm16)]; ALUsrc = Im, ALUCtr = "or", Extop = "unSn, Memwite=0, MemtoReg=ALU, RegDst = rt, RegWr=1



LOAD  $PC \leftarrow PC + 4$ ,

**R**[**r**t] <- **MEM**[ **R**[**r**s] + **sign\_ext**(**Imm16**)];

控制信号:



**LOAD** 


 $PC \leftarrow PC + 4$ ,

控制信号:

Branch = 0, Jump=0,

**R**[**r**t] <- **MEM**[ **R**[**r**s] + **sign\_ext**(**Imm16**)];

ALUsrc = Im, ALUctr= "add", Extop = "Sn", Memwrite=0, MemtoReg=Mem, RegDst = rt, RegWr=1




LOAD  $PC \leftarrow PC + 4$ ,

控制信号: Branch = 0, Jump=0,

R[rt] <- MEM[ R[rs] + sign\_ext(Imm16)];

ALUsrc = Im, ALUctr= "add", Extop = "Sn",

Memwrite=0, MemtoReg=Mem, RegDst = rt, RegWr=1




STORE  $PC \leftarrow PC + 4$ ,

控制信号: Branch = 0, Jump=0,

**MEM**[ **R**[**rs**] + **sign\_ext**(**Imm16**)] <- **R**[**rs**];


**ALUsrc** = **Im**, **ALUctr** = "add", **Extop** = "Sn",

Memwrite=1, MemtoReg=x, RegDst = x, RegWr=0




BEQ if (R[rs] == R[rt]) then  $PC \leftarrow PC+4 + sign_ext(Imm16)$ ] || 00 else  $PC \leftarrow PC+4$ 

控制信号: ALUsrc = BusB, ALUctr = "sub", Extop = "Sn", Branch = "Br", Jump=0, Memwrite=0, Regwrite=0, 其余=x



JUMP PC  $\leftarrow$  (PC +4[31-28],  $I_{25-0}$ ) || 00

控制信号: Branch=0, Jump=1, Memwrite=0, Regwrite=0, 其余=x



## 控制信号总结

```
数据通路和控制信号:
指令
ADD
          R[rd] \leftarrow R[rs] + R[rt]:
                                                         PC \leftarrow PC + 4
           Branch = 0, Jump=0, ALUsrc = BusB, Extop=x, ALUctr = "add",
           Memwrite=0, MemtoReg=ALU, RegDst = rd, RegWr=1
Ori
                                                         PC \leftarrow PC + 4
          R[rd] \leftarrow R[rs] \text{ or } R[rt];
          PC source = 0, Jump=0, Extop = "Sn", ALUsrc = Im, ALUCtr = "or",
          Memwite=0, MemtoReg=ALU, RegDst = rt, RegWr=1
          R[rt] <- MEM[ R[rs] + sign_ext(Imm16)];
LOAD
                                                         PC \leftarrow PC + 4
           Branch = 0, Jump=0, Extop = "Sn", ALUsrc = Im, ALUctr= "add",
          Memwrite=0, MemtoReg=Mem, RegDst = rt, RegWr=1
                                                        PC \leftarrow PC + 4
STORE
          MEM[R[rs] + sign ext(Imm16)] \leftarrow R[rs];
           Branch = 0, Jump=0, Extop = "Sn", ALUsrc = Im, ALUctr = "add",
          Memwrite=1, MemtoReg=x, RegDst = x, RegWr=0
BEO
          if (R[rs] == R[rt]) then PC \leftarrow PC + sign ext(Imm16) \parallel 00 else PC \leftarrow PC + 4
           ALUsrc = BusB, Extop = "Sn", ALUctr = "sub", Branch = "Br", Jump=0,
           Memwrite=0, Regwrite=0, MemtoReg=x, RegDst = x,
JUMP
          PC \leftarrow (PC + 4[31-28], I_{25-0}) \parallel 00
           Branch=0, Jump=1, Memwrite=0, Regwrite=0, 其余=x
```

## 集成控制信号

