

控制信号




上海交通大學
SHANGHAI JIAO TONG UNIVERSITY

处理器设计的五个步骤

1. 分析指令，得出对数据通路的需求
2. 选择数据通路上合适的组件
3. 连接组件构成数据通路
4. 分析每一条指令的实现，以确定控制信号
5. 集成控制信号，完成控制逻辑

单周期处理器



控制信号:

ALUCtr 运算操作码
ALUSrc ALU数据选择
ExtOp 无/带符号扩展

Branch 是否为条件转移指令
Jump 是否为无条件转移指令
MemWrite 存储器写


MemtoReg 写数据选择
RegWrite 数据寄存器写
RegDst 写寄存器选择

指令 数据通路

ADD $PC \leftarrow PC + 4$

$R[rd] \leftarrow R[rs] + R[rt];$

控制信号:




指令 数据通路

ADD $PC \leftarrow PC + 4$

控制信号: **Branch = 0, Jump=0,**

$R[rd] \leftarrow R[rs] + R[rt];$

**ALUSrc = BusB, ALUctr = "add", Extop=x,
Memwrite=0, MemtoReg=ALU, RegDst = rd, RegWr=1**




指令 数据通路

ADD $PC \leftarrow PC + 4$

控制信号: **Branch = 0, Jump=0,**

$R[rd] \leftarrow R[rs] + R[rt];$


**ALUSrc = BusB, ALUctr = "add", Extop=x,
Memwrite=0, MemtoReg=ALU, RegDst = rd, RegWr=1**



指令 数据通路

Ori $PC \leftarrow PC + 4$ $R[rt] \leftarrow R[rs] \text{ or } \text{unsign_ext}(\text{Imm16})];;$

控制信号:



指令 数据通路

Ori

控制信号:


$PC \leftarrow PC + 4$

$PC_source = 0, Jump = 0,$

$R[rt] \leftarrow R[rs] \text{ or } \text{unsign_ext}(\text{Imm16});$

$ALUSrc = \text{Im}, ALUCtr = \text{"or"}, \text{ExtOp} = \text{"unSn},$

$\text{Memwite} = 0, \text{MemtoReg} = \text{ALU}, \text{RegDst} = \text{rt}, \text{RegWr} = 1$




指令 数据通路

Ori $PC \leftarrow PC + 4$

控制信号: **PC_source = 0, Jump=0,**

$R[rt] \leftarrow R[rs] \text{ or } \text{unsign_ext}(\text{Imm16});$


$\text{ALUSrc} = \text{Im}, \text{ALUCtr} = \text{"or"}, \text{Extop} = \text{"unSn"},$
 $\text{Memwite}=0, \text{MemtoReg}=\text{ALU}, \text{RegDst} = \text{rt}, \text{RegWr}=1$



指令 数据通路

LOAD $PC \leftarrow PC + 4$, $R[rt] \leftarrow MEM[R[rs] + \text{sign_ext}(Imm16)]$;

控制信号:



指令 数据通路

LOAD


$PC \leftarrow PC + 4$,

控制信号:

Branch = 0 , Jump=0,

$R[rt] \leftarrow MEM[R[rs] + \text{sign_ext}(Imm16)];$

**ALUSrc = Im, ALUctr= "add", Extop = "Sn",
Memwrite=0, MemtoReg=Mem, RegDst = rt, RegWr=1**




指令 数据通路

LOAD $PC \leftarrow PC + 4$,

控制信号: **Branch = 0 , Jump=0,**

$R[rt] \leftarrow MEM[R[rs] + \text{sign_ext}(\text{Imm16})];$

**ALUSrc = Im, ALUctr= "add", Extop = "Sn",
Memwrite=0, MemtoReg=Mem, RegDst = rt, RegWr=1**



指令 数据通路


STORE $PC \leftarrow PC + 4$,

控制信号: **Branch = 0 , Jump=0,**

$MEM[R[rs] + \text{sign_ext}(\text{Imm16})] \leftarrow R[rs];$

ALUSrc = Im, ALUctr = "add", Extop = "Sn",


Memwrite=1, MemtoReg=x, RegDst = x, RegWr=0



指令 数据通路

BEQ **if (R[rs] == R[rt]) then PC \leftarrow PC+4 + sign_ext(Imm16)] || 00 else PC \leftarrow PC + 4**


控制信号: **ALUSrc = BusB , ALUctr = "sub" , Extop = "Sn" , Branch = "Br" , Jump=0, Memwrite=0, Regwrite=0, 其余=x**



指令 数据通路

JUMP $PC \leftarrow (PC + 4[31-28], I_{25-0}) \parallel 00$

控制信号: **Branch=0, Jump=1, Memwrite=0, Regwrite=0, 其余=x**



控制信号总结

指令 数据通路和控制信号:

ADD	$R[rd] \leftarrow R[rs] + R[rt];$	$PC \leftarrow PC + 4$
	Branch = 0 , Jump=0, ALUsrc = BusB , Extop=x, ALUctr = “add”, Memwrite=0, MemtoReg=ALU, RegDst = rd, RegWr=1	
Ori	$R[rd] \leftarrow R[rs] \text{ or } R[rt];$	$PC \leftarrow PC + 4$
	PC_source = 0, Jump=0, Extop = “Sn”, ALUsrc = Im, ALUctr = “or”, Memwite=0, MemtoReg=ALU, RegDst = rt, RegWr=1	
LOAD	$R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})];$	$PC \leftarrow PC + 4$
	Branch = 0 , Jump=0, Extop = “Sn”, ALUsrc = Im, ALUctr= “add”, Memwrite=0, MemtoReg=Mem, RegDst = rt, RegWr=1	
STORE	$\text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})] \leftarrow R[rs];$	$PC \leftarrow PC + 4$
	Branch = 0 , Jump=0, Extop = “Sn”, ALUsrc = Im, ALUctr = “add”, Memwrite=1, MemtoReg=x, RegDst = x, RegWr=0	
BEQ	if ($R[rs] == R[rt]$) then $PC \leftarrow PC + \text{sign_ext}(\text{Imm16}) \parallel 00$ else $PC \leftarrow PC + 4$	
	ALUsrc = BusB , Extop = “Sn”, ALUctr = “sub” , Branch = “Br”, Jump=0, Memwrite=0, Regwrite=0, MemtoReg=x, RegDst = x,	
JUMP	$PC \leftarrow (PC + 4[31-28], I_{25-0}) \parallel 00$	
	Branch=0, Jump=1, Memwrite=0, Regwrite=0, 其余=x	

集成控制信号

