

# 《计算机系统结构》课程直播 2020. 4.23

听不到声音请及时调试声音设备,可以下课后补签到

请将ZOOM名称改为"姓名";

## 本节内容

Tomasulo Algorithm

Branch Prediction


From: H&P Computer Architecture: A Quantitative Approach, Fifth Edition, (5th edition)

## A Dynamic Algorithm: Tomasulo Algorithm

- For IBM 360/91 about 3 years after CDC 6600 (1966)
- □ Goal: High Performance without special compilers

■ Why Study? lead to Alpha 21264, HP 8000, MIPS 10000, Pentium II, PowerPC 604, ...

## **Tomasulo Organization**



Common Data Bus (CDB)

## Tomasulo Algorithm vs. Scoreboard

- Control & buffers <u>distributed</u> with Function Units (FU) vs. centralized in scoreboard;
  - FU buffers called "reservation stations"; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations(RS); called <u>register renaming</u>;
  - avoids WAR, WAW hazards
  - More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, <u>not through registers</u>, over <u>Common</u>
   <u>Data Bus</u> that broadcasts results to all FUs
- Load and Stores treated as FUs with RSs as well
- Integer instructions can go past branches, allowing
   FP ops beyond basic block in FP queue

## **Reservation Station Components**

Op: Operation to perform in the unit (e.g., + or –)

Vj, Vk: Value of Source operands

Store buffers has V field, result to be stored

Qj, Qk: Reservation stations producing source registers (value to be written)

Note: No ready flags as in Scoreboard; Qj,Qk=0 => ready Store buffers only have Qi for RS producing result

Busy: Indicates reservation station or FU is busy

Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

## **Three Stages of Tomasulo Algorithm**

## 1. Issue—get instruction from FP Op Queue

If reservation station free (no structural hazard), control issues instr & sends operands (renames registers).

2. Execution—operate on operands (EX)

When both operands ready then execute; if not ready, watch Common Data Bus for result

3. Write result—finish execution (WB)

Write on Common Data Bus to all awaiting units; mark reservation station available

- Normal data bus: data + destination ("go to" bus)
- Common data bus: data + source ("come from" bus)

64 bits of data + 4 bits of Functional Unit <u>source</u> address Write if matches expected Functional Unit (produces result)

Does the broadcast

## **Tomasulo Example**

Clock

0

Instructio	n sta	tus:			Exec	Write					
Instruction	n	$\dot{j}$	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address	_
LD	F6	34+	R2					Load1	No		
LD	F2	45+	<b>R</b> 3					Load2	No		
MULTD	F0	F2	F4					Load3	No		
SUBD	F8	F6	F2								
DIVD	F10	FO	F6								
ADDD	F6	F8	F2								
Reservatio	on St	ations	5. <b>:</b>		S1	<i>S</i> 2	RS	RS			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_		
		Add1	No								
		Add2	No								
		Add3	No								
		Mult1	No								
		Mult2	No								
Register r	esult	statu	<mark>s</mark> :								

*F2 F4* 


F6 F8 F10

*F12* 

*F30* 

F0


FU





FU


2



Note: Unlike 6600, can have multiple loads outstanding

Load2

Load1



- Note: registers names are removed ("renamed") in Reservation Stations; MULT issued vs. scoreboard
- Load1 completing; what is waiting for Load1?

Exec

Instruction status:

Clock

```
Comp Result
                                                             Busy
                                                                   Address
   Instruction
                        k
                            Issue
   LD
                        R2
                                      3
                                            4
                                                               No
            F6
                  34+
                               1
                                                       Load1
   LD
            F2
                 45 +
                        R3
                                      4
                                                       Load2
                                                               Yes
                                                                     45 + R3
                        F4
   MULTD
                  F2
                                                       Load3
            FO
                                                               No
   SUBD
            F8
                  F6
                        F2
   DIVD
            F10
                  FO
                        F6
   ADDD
            F6
                  F8
                        F2
Reservation Stations:
                                           S2
                                     SI
                                                  RS
                                                        RS
           Time Name Busy
                              Op
                                     V_i
                                           Vk
                                                  O_i
                                                        Ok
                 Add1
                       Yes
                            SUBD M(A1)
                                                       Load2
                Add2
                        No
                Add3
                        No
                Mult1
                       Yes MULTD
                                          R(F4) Load2
                Mult2
                        No
Register result status:
```

*F6* 

M(A1)

F8

Add1

F10

F12

F30

Write

Load2 completing; what is waiting for Load2?

F2

Load2

F4

F0

Mult1

FU

Instructio	n sta	tus:			Exec	Write				
Instruction	on	j	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	<b>F</b> 4	3				Load3	No	
SUBD	F8	F6	F2	4						
DIVD	F10	F0	<b>F6</b>	5						
ADDD	F6	F8	F2							
Reservation	on St	ations	7 <b>.</b>		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
	2	Add1	Yes	SUBD	M(A1)	M(A2)				
		Add2	No							
		Add3	No							
	10	Mult1	Yes	MULTE	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

#### Register result status:

Clock		FO	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
5	FU	Mult1	M(A2)		M(A1)	Add1	Mult2			

La atracation at atraca

Clock

Instructio	n sta	tus:			Exec	Write				
Instruction	on	$\dot{J}$	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	<b>R</b> 3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4						
DIVD	F10	F0	F6	5						
ADDD	F6	F8	F2	6						
Reservati	on St	ations	s:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
	1	Add1	Yes	SUBD	M(A1)	M(A2)				
		Add2	Yes	ADDD		M(A2)	Add1			
		Add3	No							
	9	Mult1	Yes	MULTE	M(A2)	<b>R</b> (F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			
Register i	result	statu	s:							

F2

Mult1 M(A2)

F4

F6

Add2 Add1

F8

F10

Mult2

F12

F30

• Issue ADDD here vs. scoreboard?

F0

Free

Write

Instruction status.

Clock

mstructio	rı sıa	ius.			Exec	write				
Instruction	n	j	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7					
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6						
Reservatio	on St	ations	s:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
	C	Add1	Yes	SUBD	M(A1)	M(A2)				
		Add2	Yes	ADDD		M(A2)	Add1			
		Add3	No							
	8	Mult1	Yes	MULTD	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			
Register r	esult	statu	s:							

F2

Mult1 M(A2)

F4

*F6* 

Add2

F8

Add1

*F10* 

Mult2

*F12* 

F30

Add1 completing; what is waiting for it?

F0

Instruct	tion	sta	tus:			Exec	Write				
Instru	ction	ı	j	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address
LD		F6	34+	R2	1	3	4		Load1	No	
LD		F2	45+	R3	2	4	5		Load2	No	
MULT	ΓD	F0	F2	F4	3				Load3	No	
SUBD	)	F8	F6	F2	4	7	8				
DIVD		F10	F0	F6	5						
ADDI	)	F6	F8	F2	6						
Reserva	itio	n St	ations	<b>:</b>		S1	<i>S</i> 2	RS	RS		
	7	Гіте	Name	Busy	Op	Vj	Vk	Qj	Qk		
			Add1	No						]	
		2	Add2	Yes	ADDD	(M-M)	M(A2)				
			Add3	No							
		7	Mult1	Yes	MULTE	<b>M</b> (A2)	R(F4)				
			Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
8	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write				
Instruction	on	$\dot{J}$	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6						
Reservation	on St	ations	5.:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
	1	Add2	Yes	ADDD	(M-M)	M(A2)				
		Add3	No							
	6	Mult1	Yes	MULTE	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
9	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

Instructio	n stai	tus:			Exec	Write				
Instruction	on	j	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	<b>R</b> 3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6	10					
Reservation	on Ste	ations	5.		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_	
		Add1	No							
	0	Add2	Yes	ADDD	(M-M)	M(A2)				
		Add3	No							
	5	Mult1	Yes	MULTE	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			
Register r	esult	statu	s:							

Add2 completing; what is waiting for it?

F0

FU

F2

Mult1 M(A2)

F4

*F6* 

*F12* 

*F30* 

F10

Add2 (M-M) Mult2

Clock

**10** 

Clock

11

Instructio	n sta	tus:			Exec	Write				
Instruction	on	j	k	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservation	on St	ations	s.:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
	4	Mult1	Yes	MULTE	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			
Register n	esult	statu	s:							

Write result of ADDD here vs. scoreboard?

F0

Mult1

*F*2

M(A2)

F4

*F6* 

(M-M+M(M-M)) Mult2

*F10* 

*F12* 

F30

· All quick instructions complete in this cycle!

Ins	tructio	n sta	tus:			Exec	Write				
	Instructio	on	j	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address
	LD	F6	34+	R2	1	3	4		Load1	No	
	LD	F2	45+	<b>R</b> 3	2	4	5		Load2	No	
	MULTD	FO	F2	F4	3				Load3	No	
	SUBD	F8	F6	F2	4	7	8				
	DIVD	F10	FO	F6	5						
	ADDD	F6	F8	F2	6	10	11				
Res	servatio	on St	ations	s:		S1	<i>S</i> 2	RS	RS		
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
			Add1	No							
			Add2	No							
			Add3	No							
		3	Mult1	Yes	MULTE	M(A2)	R(F4)				
			Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		FO	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
12	FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2			

		Exec	Write				
k	Issue	Comp	Result			Busy	Address
R2	1	3	4		Load1	No	
<b>R</b> 3	2	4	5		Load2	No	
<b>F</b> 4	3				Load3	No	
F2	4	7	8				
<b>F6</b>	5						
F2	6	10	11				
s:		S1	<i>S</i> 2	RS	RS		
Busy	Op	Vj	Vk	Qj	Qk		
No							
No							
No							
Yes	MULTI	M(A2)	R(F4)				
Yes	DIVD		M(A1)	Mult1			
1	R2 R3 F4 F2 F6 F2 No No No No No Yes	R2	k Issue Comp R2 1 3 R3 2 4 F4 3 F2 4 7 F6 5 F2 6 10  S1 RS: S1 R Busy Op Vj No	k       Issue       Comp Result         R2       1       3       4         R3       2       4       5         F4       3       5       7       8         F6       5       5       7       8         F6       5       5       7       8         F2       6       10       11            S1       S2         R       8       8       8         R       8       8       8         R       8       8       8         R       8       8       8         R       8       8       8         R       8       9       9         R       8       9       9       9         R       8       9       9       9         R       8       9       9       9         R       8       9       9       9         R       9       9       9       9         R       9       9       9       9         R       9       9       9       9         R       9	R2	k       Issue       Comp Result         R2       1       3       4         R3       2       4       5       Load2         F4       3       Load3       Load3         F2       4       7       8       R         F6       5       5       C<	R2

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
13	FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write				
Instruction	on	j	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservation	on St	ations	<b>s:</b>		<i>S1</i>	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
	1	Mult1	Yes	MULTI	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			

Clock		FO	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
14	FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write				
Instruction	on	j	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3	15			Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservati	on St	ations	s:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
	C	Mult1	Yes	MULTE	M(A2)	R(F4)				
		Mult2	Yes	DIVD		M(A1)	Mult1			
D : .	1.									

Clock		F0	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
15	FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write				
Instruction	on	j	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3	15	16		Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservation	on St	ations	s:		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
		Mult1	No							
	40	Mult2	Yes	DIVD	M*F4	M(A1)				

Clock		FO	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
16	FU	M*F4	M(A2)	(	$\overline{(M-M+N)}$	(M-M)	Mult2			

# Faster than light computation (skip a couple of cycles)

Instructio	n sta	tus:			Exec	Write				
Instruction	on	$\dot{J}$	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R3	2	4	5		Load2	No	
MULTD	FO	F2	F4	3	15	16		Load3	No	
SUBD	F8	F6	F2	4	7	8				
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6	10	11				
Reservatio	on St	ations	<b>5</b> :		S1	<i>S</i> 2	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
		Add1	No							
		Add2	No							
		Add3	No							
		Mult1	No							
	1	Mult2	Yes	DIVD	M*F4	M(A1)				

Clock		F0	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
55	FU	M*F4	M(A2)	(	M-M+N	(M-M)	Mult2			

Instructio	n sta	tus:			Exec	Write					
Instructi	on	$\dot{J}$	$\boldsymbol{k}$	Issue	Comp	Result			Busy	Address	
LD	F6	34+	R2	1	3	4		Load1	No		
LD	F2	45+	<b>R</b> 3	2	4	5		Load2	No		
MULTD	F0	F2	F4	3	15	16		Load3	No		
SUBD	F8	F6	F2	4	7	8					
DIVD	F10	F0	F6	5	56						
ADDD	F6	F8	F2	6	10	11					
Reservati	on St	ations	5.:		S1	<i>S</i> 2	RS	RS			
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk	_		
		Add1	No								
		Add2	No								
		Add3	No								
		Mult1	No								
	C	Mult2	Yes	DIVD	M*F4	M(A1)					
Register	result	statu	s:								

Mult2 is completing; what is waiting for it?

M\*F4 M(A2)

FO

F2

F4

*F6* 

(M-M+N(M-M) Mult2


*F12* 

F30

F10

Clock

56



 Once again: In-order issue, out-of-order execution and completion.

## **Compare to Scoreboard Cycle 62**

Instruction status:						Read	Exec	Write	
Instruction		j	k	Issue	(	Oper	Comp	Resul	t
LD	F6	34+	R2	1		2	3	4	
LD	F2	45+	R3	5		6	7	8	
MULTD	F0	F2	F4	6		9	19	20	
SUBD	F8	F6	F2	7	П	9	11	12	
DIVD	F10	F0	F6	8		21	61	62	
ADDD	F6	F8	F2	13		14	16	22	

	Exec W							
Issue Comp Result								
1	3	3	4					
2	۷	1	5					
3	1	5	16					
4	7	7	8					
5	5	6	57					
6	1	0	11					

- Why take longer on scoreboard/6600?
  - Structural Hazards
  - Lack of forwarding

## **FP Loop: Where are the Hazards?**

```
Loop: LD F0,0(R1) ;F0=vector element
ADDD F4,F0,F2 ;add scalar from F2
SD 0(R1),F4 ;store result
SUBI R1,R1,8 ;decrement pointer 8B (DW)
BNEZ R1,Loop ;branch R1!=zero
NOP ;delayed branch slot
```

Instruction producing result	Instruction using result	Execution Latency in clock cycles	Use Latency in clock cycles
FP ALU op	Another FP ALU of	p 4	3
FP ALU op	Store double	4	2
Load double	FP ALU op	2	1
Load double	Store double	2	0
Integer op	Integer op	1	0

Where are the stalls?

## **FP Loop Showing Stalls**

Load double

```
Loop: LD F0,0(R1); F0=vector element
       stall
       ADDD F4, F0, F2; add scalar in F2
4
       stall
5
       stall
       SD
             0(R1), F4; store result
       SUBI
            R1,R1,8 ; decrement pointer 8B (DW)
       BNEZ
            R1,Loop
                       ;branch R1!=zero
9
       stall
                        ; delayed branch slot
   Instruction
                   Instruction
                                 Use Latency in
 producing result using result
                                 clock cycles
   FP ALU op Another FP ALU op
                                       3
                  Store double
   FP ALU op
```

□ 9 clocks: Rewrite code to minimize stalls?

FP ALU op

## Revised FP Loop Minimizing Stalls (static scheduling)

```
1 Loop: LD F0,0(R1)
2 stall
3 ADDD F4,F0,F2
4 SUBI R1,R1,8
5 BNEZ R1,Loop ;delayed branch
6 SD 8(R1),F4 ;altered when move past SUBI
```

## Swap BNEZ and SD by changing address of SD

```
Instruction Instruction Use Latency in producing result using result clock cycles

FP ALU op Another FP ALU op 3

FP ALU op Store double 2

Load double FP ALU op 1
```

6 clocks: Unroll loop 4 times code to make faster?

## **Unroll Loop Four Times (straightforward way)**

```
■1 cycle stall

              F0,0(R1)
  Loop: LD
                                               Rewrite loop to
                              2 cycles stall
2
              F4, F0, F2
       ADDD
                                                 minimize stalls?
       SD
              0 (R1), F4
                             ;drop SUBI & BNEZ
              F6, -8 (R1)
       LD
5
              F8, F6, F2
       ADDD
       SD
              -8 (R1), F8
                             ; drop SUBI & BNEZ
              F10, -16 (R1)
       LD
8
       ADDD
              F12, F10, F2
       SD
              -16(R1), F12
                            ;drop SUBI & BNEZ
10
              F14, -24 (R1)
       LD
11
              F16, F14, F2
       ADDD
12
       SD
             -24 (R1), F16
13
       SUBI R1, R1, #32
                             ;alter to 4*8
14
              R1,LOOP
       BNEZ
15
       NOP
```

 $15 + 4 \times (1+2) = 27$  clock cycles, or 6.8 per iteration Assumes R1 is multiple of 4

## **Recall: Unrolled Loop That Minimizes Stalls**

```
Loop:LD
               F0,0(R1)
                                       What assumptions made
2
                F6, -8 (R1)
        T_1D
                                          when moved code?
               F10, -16(R1)
        LD

    OK to move store past SUBI

4
        T<sub>1</sub>D
                F14, -24(R1)
                                             even though changes
5
        ADDD
                F4, F0, F2
                                             register
               F8, F6, F2
        ADDD

    OK to move loads before

               F12, F10, F2
        ADDD
                                             stores: get right data?
8
        ADDD
                F16, F14, F2
                                            When is it safe for compiler
9
        SD
                0 (R1), F4
                                             to do such changes?
10
                -8 (R1), F8
        SD
11
                -16(R1), F12
        SD
12
               R1,R1,#32
        SUBI
13
        BNEZ
               R1,LOOP
                8 (R1), F16 ; 8-32 = -24
14
        SD
```

14 clock cycles, or 3.5 per iteration (static scheduling)

## **Tomasulo Loop Example**

```
Loop: LD
                F0
                           R1
                      FO
                           F2
     MULTD
                F4
                F4
                      0
                           R1
     SD
                           #8
                R1
                      R1
     SUBI
     BNEZ
                R1
                      Loop
```


- □ Assume Multiply takes 4 clocks
- Assume first load takes 8 clocks (cache miss), second load takes 1 clock (hit)
- □ To be clear, will show clocks for SUBI, BNEZ
- Reality: integer instructions ahead

# **Loop Example**

Instructi	on statu	<i>s</i> :				Exec	Write				
ITER	Instruct	ion	$\dot{j}$	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1				Load1	No		
1	MULTD	F4	F0	F2				Load2	No		
1	SD	F4	0	<b>R</b> 1				Load3	No		
2	LD	F0	0	R1				Store1	No		
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	ion Stat	ions:			S1	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	No						SUBI	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register result status											
Clock	R1	_	F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
0	80	Fu									

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2				Load2	No		
1	SD	F4	0	R1				Load3	No		
2	LD	F0	0	<b>R</b> 1				Store1	No		
2	MULTD	F4	FO	F2				Store2	No		
2	SD	F4	0	<b>R</b> 1				Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	No						SUBI	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	F4	F6	F8	F10	F12	•••	F30
1	80	Fu	Load1								

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1				Load3	No		
2	LD	F0	0	<b>R</b> 1				Store1	No		
2	MULTD	F4	FO	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F4)	Load1		SUBI	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
2	80	Fu	Load1		Mult1						



Implicit renaming sets up "DataFlow" graph

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	<b>R</b> 1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1				Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	<b>R</b> 1				Store3	No		
Reserva	Reservation Stations:				<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F4)	Load1		SUBI	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	R1	Loop	
Register	result st	atus									
Clock	R1		FO	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
4	80	Fu	Load1		Mult1						

### □ Dispatching SUBI Instruction

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1				Store1	Yes	80	Mult1
2	MULTD	F4	FO	F2				Store2	No		
2	SD	F4	0	<b>R</b> 1				Store3	No		
Reservat	Reservation Stations:				<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F4)	Load1		SUBI	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	• • •	F30
5	72	Fu	Load1		Mult1						

### □ And, BNEZ instruction

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2				Store2	No		
2	SD	F4	0	R1				Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F4)	Load1		SUBI	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
6	72	Fu	Load2		Mult1						

□ Notice that F0 never sees Load from location 80

Instructi	on statu	s:				Exec	Write				
ITER	Instruct	ion	j	$\boldsymbol{k}$	Issue	Compl	Result	_	Busy	Addr	Fu
1	LD	F0	0	R1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	R1	6			Store1	Yes	80	Mult1
2	MULTD	F4	FO	F2	7			Store2	No		
2	SD	F4	0	<b>R</b> 1				Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	R1	<b>R</b> 1	#8
	Mult2	Yes	Multd		<b>R</b> (F2)	Load2		<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30

□ Register file completely detached from computation

Mult2

□ First and Second iteration completely overlapped

Fu Load2

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1			Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	R1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1	6			Store1	Yes	80	Mult1
2	MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	ion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	Yes	Multd		<b>R</b> (F2)	Load2		<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
8	72	Fu	Load2		Mult2						

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	k	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9		Load1	Yes	80	
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	<b>R</b> 1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1	6			Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load1		SUBI	<b>R</b> 1	<b>R</b> 1	#8
	Mult2	Yes	Multd		<b>R</b> (F2)	Load2		<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30

Mult2

□ Load1 completing: who is waiting?

Fu Load2

■ Note: Dispatching SUBI

Instructi	on statu.	s:				Exec	Write				
ITER	Instructi	on	$\dot{j}$	k	Issue	Compl	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	Yes	72	
1	SD	F4	0	<b>R</b> 1	3			Load3	No		
2	LD	F0	0	<b>R</b> 1	6	10		Store1	Yes	80	Mult1
2	MULTD	F4	F0	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
4	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	R1	#8
	Mult2	Yes	Multd		<b>R</b> (F2)	Load2		<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
10	64	Fu	Load2		Mult2						

- □ Load2 completing: who is waiting?
- Note: Dispatching BNEZ

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	$\dot{j}$	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2
2	SD	F4	O	<b>R</b> 1	8			Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
3	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	<b>R</b> 1	#8
4	Mult2	Yes	Multd	M[72]	R(F2)			<b>BNEZ</b>	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
11	64	Fu	Load3		Mult2						

### ■ Next load in sequence

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue (	Сотр	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store 1	Yes	80	Mult1
2	MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
2	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	<b>R</b> 1	<b>R</b> 1	#8
3	Mult2	Yes	Multd	M[72]	R(F2)			<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
12	64	Fu	Load3		Mult2						

□ Why not issue third multiply?

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	$\dot{j}$	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2			Load2	No		
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	R1	8			Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
1	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	<b>R</b> 1	#8
2	Mult2	Yes	Multd	M[72]	R(F2)			<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
13	64	Fu	Load3		Mult2						

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	$\dot{j}$	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14		Load2	No		
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	Mult1
2	MULTD	F4	FO	F2	7			Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
0	Mult1	Yes	Multd	M[80]	R(F2)			SUBI	R1	<b>R</b> 1	#8
1	Mult2	Yes	Multd	M[72]	R(F2)			<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
14	64	Fu	Load3		Mult2						

□ Mult1 completing. Who is waiting?

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	ion	j	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15		Store2	Yes	72	Mult2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservat	tion Stat	ions:			<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	No						SUBI	R1	R1	#8
0	Mult2	Yes	Multd	M[72]	R(F2)			<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	tatus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
15	64	Fu	Load3		Mult2						

□ Mult2 completing. Who is waiting?

Instructi	on statu.	s:				Exec	Write				
ITER	ITER Instruction $j$			k	<i>Issue</i>	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	<b>R</b> 1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	FO	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	<b>R</b> 1	8			Store3	No		
Reservation Stations:					S1	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	R1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
16	64	Fu	Load3		Mult1						

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	j	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3			Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	F0	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	<b>R</b> 1	8			Store3	Yes	64	Mult1
Reservation Stations:					<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	<b>R</b> 1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
17	64	Fu	Load3		Mult1						

Instructi	on statu	<b>s:</b>				Exec	Write				
ITER	Instructi	on	$\dot{j}$	$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	18		Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	Yes	80	[80]*R2
2	MULTD	F4	FO	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	<b>R</b> 1	8			Store3	Yes	64	Mult1
Reservation Stations:					S1	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30
18	64	Fu	Load3		Mult1						

Instructi	on statu	s:				Exec	Write				
ITER	Instructi	on	$\dot{j}$	k	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	R1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	18	19	Load3	Yes	64	
2	LD	F0	0	R1	6	10	11	Store1	No		
2	MULTD	F4	FO	F2	7	15	16	Store2	Yes	72	[72]*R2
2	SD	F4	0	<b>R</b> 1	8	19		Store3	Yes	64	Mult1
Reservation Stations:					<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Op	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	<b>R</b> 1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	<b>R</b> 1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	F6	F8	F10	F12	•••	F30
19	64	Fu	Load3		Mult1						

Instructi	on statu	<b>s:</b>				Exec	Write				
ITER	ITER Instruction j			$\boldsymbol{k}$	Issue	Comp	Result		Busy	Addr	Fu
1	LD	F0	0	<b>R</b> 1	1	9	10	Load1	No		
1	MULTD	F4	F0	F2	2	14	15	Load2	No		
1	SD	F4	0	R1	3	18	19	Load3	Yes	64	
2	LD	F0	0	<b>R</b> 1	6	10	11	Store1	No		
2	MULTD	F4	F0	F2	7	15	16	Store2	No		
2	SD	F4	0	<b>R</b> 1	8	19	20	Store3	Yes	64	Mult1
Reservation Stations:					<i>S1</i>	<i>S</i> 2	RS				
Time	Name	Busy	Ор	Vj	Vk	Qj	Qk	Code:			
	Add1	No						LD	F0	0	R1
	Add2	No						MULTD	F4	F0	F2
	Add3	No						SD	F4	0	R1
	Mult1	Yes	Multd		R(F2)	Load3		SUBI	R1	<b>R</b> 1	#8
	Mult2	No						<b>BNEZ</b>	R1	Loop	
Register	result st	atus									
Clock	R1		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
20	64	Fu	Load3		Mult1						

### Why can Tomasulo overlap iterations of loops?

- Register renaming
  - Multiple iterations use different physical destinations for registers (dynamic loop unrolling).
- Reservation stations
  - Permit instruction issue to advance past integer control flow operations
- Other idea: Tomasulo building dynamic "DataFlow" graph from instructions
  - Fits in with readings for Wednesday

### What about Precise Exceptions/Interrupts?

- Both Scoreboard and Tomasulo have:
  - In-order issue, out-of-order execution, out-of-order completion
- Recall: An interrupt or exception is precise if there is a single instruction for which:
  - All instructions before that have committed their state
  - No following instructions (including the interrupting instruction) have modified any state.
- □ Need way to resynchronize execution with instruction stream (I.e. with issue-order)
  - Easiest way is with in-order completion (i.e. reorder buffer)
  - Other Techniques (Smith paper): Future File, History Buffer

#### **Exception Handling** (In-Order Five-Stage Pipeline) **Commit Point Decod** Inst. Data: PE E D M Mem Mem Il<u>lega</u> Data Addr, Overflow **Opcod** Except Select /riteba Handle PC Address r PC Exceptions Exc Exc Exc Cause M

Hold exception flags in pipeline until commit point (M stage)

Kill E

Stage

Exceptions in earlier pipe stages override later exceptions

Kill D

Stage

PO

Kill F

Stage

- Inject external interrupts at commit point (override others)
- If exception at commit: update Cause and EPC registers, kill all stages, inject handler PC into fetch stage


59

**EPC** 


**Asynchronous** 

**Interrupts** 

### **Complex In-Order Pipeline: Precise Exceptions**




### **In-Order Commit for Precise Exceptions**



- Instructions fetched and decoded into instruction reorder buffer in-order
- Execution is out-of-order ( ⇒ out-of-order completion)
- Commit (write-back to architectural state, i.e., regfile

memory) is in-order
Temporary storage needed to hold results before
commit (shadow registers and store buffers)

# What are the hardware complexities with reorder buffer (ROB)?



- How do you find the latest version of a register?
  - As specified by Smith paper, need associative comparison network
  - Could use future file or just use the register result status buffer to track which specific reorder buffer has received the value
- Need as many ports on ROB as register file

### Four Steps of *Speculative* Tomasulo

1. Issue—get instruction from FP Op Queue

If reservation station and reorder buffer slot free, issue instr & send operands & reorder buffer no. for destination (this stage sometimes called "dispatch")

Execution—operate on operands (EX)


When both operands ready then execute; if not ready, watch CDB for result; when both in reservation station, execute; checks RAW (sometimes called "issue")


3. Write result—finish execution (WB)


Write on Common Data Bus to all awaiting FUs & reorder buffer; mark reservation station available.


4. Commit—update register with reorder result


When instr. at head of reorder buffer & result present, update register with result (or store to memory) and remove instr from reorder buffer. Mispredicted branch flushes reorder buffer (sometimes called "graduation")






















## Relationship between precise interrupts and speculation:

- Speculation is a form of guessing
  - Branch prediction, data prediction
  - If we speculate and are wrong, need to back up and restart execution to point at which we predicted incorrectly
  - This is exactly same as precise exceptions!
- Branch prediction is a very important!
  - Need to "take our best shot" at predicting branch direction.
  - If we issue multiple instructions per cycle, lose lots of potential instructions otherwise:
    - Consider 4 instructions per cycle
    - If take single cycle to decide on branch, waste from 4 7 instruction slots!
- Technique for both precise interrupts/exceptions and speculation: in-order completion or commit
  - This is why reorder buffers in all new processors


- Make use of a physical register file that is larger than number of registers specified by ISA
- Keep a translation table:
  - ISA register => physical register mapping
  - When register is written, replace table entry with new register from freelist.
  - Physical register becomes free when not being used by any instructions in progress.




## **Explicit register renaming:** R10000 Freelist Management





- Physical register file larger than ISA register file
- On issue, each instruction that modifies a register is allocated new physical register from freelist
- Used on: R10000, Alpha 21264, HP PA8000




- Note that physical register P0 is "dead" (or not "live") past the point of this load.
  - When we go to commit the load, we free up










## **Explicit register renaming:** R10000 Freelist Management



### **Advantages of Explicit Renaming**

- Decouples renaming from scheduling:
  - Pipeline can be exactly like "standard" DLX pipeline (perhaps with multiple operations issued per cycle)
  - Or, pipeline could be tomasulo-like or a scoreboard, etc.
  - Standard forwarding or bypassing could be used
- Allows data to be fetched from single register file
  - No need to bypass values from reorder buffer
  - This can be important for balancing pipeline
- Many processors use a variant of this technique:
  - R10000, Alpha 21264, HP PA8000
- Another way to get precise interrupt points:
  - All that needs to be "undone" for precise break point is to undo the table mappings
  - Provides an interesting mix between reorder buffer and future file
    - Results are written immediately back to register file

### **Summary**

- Scoreboard: Track dependencies through reservations
  - Simple scheme for out-of-order execution
  - WAW and WAR hazards force stalls cannot handle multiple instructions with same destination register
- Reservations stations: renaming to larger set of registers + buffering source operands
  - Prevents registers as bottleneck
  - Avoids WAR, WAW hazards of Scoreboard
  - Allows loop unrolling in HW
- Dynamic hardware schemes can unroll loops dynamically in hardware
  - Form of limited dataflow
  - Register renaming is essential
- Lasting Contributions of Tomasulo Algorithm
  - Dynamic scheduling
  - Register renaming
  - Load/store disambiguation
- 360/91 descendants are Pentium II; PowerPC 604; MIPS R10000; HP-PA 8000; Alpha 21264

### 下一节内容

- □ILP的局限性
- □ 开发 ILP的程序设计
- □并发多线程处理器

From: H&P Computer Architecture: A Quantitative Approach, Fifth Edition, (5th edition)





## 谢谢!

