

1. Design a source-follower amplifier with $V_{DD}=1.8V$ as shown in Fig. 1. (30%)
 - (a) Design the W/L sizes and V_b to get voltage gain $A_v=V_{out}/V_{in}>0.8$ for V_{in} DC voltage from 0.5V to 1.8V. (10%)
 - (b) Assume the deep-nwell is available. Design the W/L sizes and V_b to get voltage gain $A_v=V_{out}/V_{in}>0.96$ for V_{in} DC voltage from 0.5V to 1.8V. (10%)
 - (c) Comment on the differences between (a) and (b). (10%)




Fig. 1.

2. Design a common-source amplifier with cascode loading as shown in Fig. 2. (20%)
 - (a) With $V_{DD}=1.8V$ and $I_{bias}=10\mu A$, design the W/L sizes of $M1\sim M4$, the dc bias to get voltage gain $A_v=V_{out}/V_{in}>50dB$ and $V_{out-swing}>1.2V$. (10%)
 - (b) Keep W/L as the same and double all of $m(\text{finger})$ in (a), check the differences of the bias current, voltage gain and output swing and make a comment. (10%)




Fig.2

3. Design a common-source amplifier with $V_{dd}=1.8V$ as shown in Fig. 3. (40%)
- (a) Design the W/L sizes and V_b as shown in Fig. 3.(a) to get voltage gain $A_v=V_{out}/V_{in}>100$. (10%)
 - (b) Keep everything the same and simulate the gain under the SF and FS corner.(10%)
 - (c) Design the W/L sizes and I_{ref} as shown in Fig. 3.(b) to get voltage gain $A_v=V_{out}/V_{in}>100$ for all corners. (10%)
 - (d) Comment on the differences between (b) and (c). (10%)




Fig. 3. (a)




Fig. 3. (b)

✧ *The following should be included in your report (a) schematic (b) HSPICE netlist & simulation file (c) waveform with cursor values (d) comments.*

by CCHsieh