Revision: r0p4

ARM1156T2F-S™ Technical Reference Manual

3.3.1. Instruction summary

Table 3.64 Shows a summary of CP instructions that the processor can use.

Table 3.64. Summary of CP15 instructions

Instruction	Operation	Reference
MRC p15, 0, <rd>, c0, c0, 0</rd>	Read ID Code	c0, Main ID Register
MRC p15, 0, <rd>, c0, c0, 1</rd>	Read Cache Type	c0, Cache Type Register
MRC p15, 0, <rd>, c0, c0, 2</rd>	Read TCM status	c0, TCM Status Register
MRC p15, 0, <rd>, c0, c0, 4</rd>	Read MPU	c0, MPU Type Register
MRC p15, 0, <rd>, c0, c1-c2, {0-7}</rd>	Read Feature Id Registers	c0, Core feature ID registers
MRC p15, 0, <rd>, c1, c0, 0</rd>	Read Control Register configuration data	c1, Control Register
MCR p15, 0, <rd>, c1, c0, 0</rd>	Write Control Register configuration data	
MRC p15, 0, <rd>, c1, c0, 1 MCR p15, 0, <rd>, c1, c0, 1</rd></rd>	Read Auxiliary Control Register configuration data	c1, Auxiliary Control Register
MON \$10, 0, (Na), C1, C0, 1	Write Auxiliary Control Register configuration data	
MRC p15, 0, <rd>, c1, c0, 2 MCR p15, 0, <rd>, c1, c0, 2</rd></rd>	Read Coprocessor Access Control Register configuration data	c1, Coprocessor Access Control Register
	Write Coprocessor Access Control Register configuration data	
MRC p15, 0, <rd>, c5, c0, 0</rd>	Read Data Fault Status Register	c5, Data Fault Status Register
MCR p15, 0, <rd>, c5, c0, 0</rd>	Write Data Fault Status Register	
MRC p15, 0, <rd>, c5, c0, 1</rd>	Read Instruction Fault Status Register	c5, Instruction Fault Status Register
MCR p15, 0, <rd>, c5, c0, 1</rd>	Write Instruction Fault Status Register	
MRC p15, 0, <rd>, c6, c0, 0</rd>	Read Fault Address Register	c6, Fault Address Register
MCR p15, 0, <rd>, c6, c0, 0</rd>	Write Fault Address Register	
MRC p15, 0, <rd>, c6, c0, 1 MCR p15, 0, <rd>, c6, c0, 1</rd></rd>	Read Watchpoint Fault Address Register	c6, Watchpoint Fault Address Register
men pro, o, \na>, co, co, r	Write Watchpoint Fault Address Register	

2016/3/9	ARM1	156T2F-S™ Technical Reference Manual 3.3.1. Ins	truction summary
MRC p15, 0, <rd>, c6, c0, MCR p15, 0, <rd>, c6, c0,</rd></rd>		Read Instruction Fault Address Register	c6, Instruction Fault Address Register
		Write Instruction Fault Address Register	
MRC p15, 0, <rd>, c6, c1, MCR p15, 0, <rd>, c6, c1,</rd></rd>		Read Data Region Base Address Register	c6, Region Base Address Register
MCR p15, 0, <rd>, C0, C1,</rd>	U	Write Data Region Base Address Register	
MRC p15, 0, <rd>, c6, c1, MCR p15, 0, <rd>, c6, c1,</rd></rd>		Read Region Size and Enable Register	c6, Region Size and Enable Register
MCR p13, 0, (Rd), C0, C1,	۷	Write Region Size and Enable Register	
MRC p15, 0, <rd>, c6, c1, MCR p15, 0, <rd>, c6, c1,</rd></rd>		Read Region Access Control Register	c6, Region Access Control Register
	-	Write Region Access Control Register	
MRC p15, 0, <rd>, c6, c2, MCR p15, 0, <rd>, c6, c2,</rd></rd>		Read Memory Region Number Register	c6, Memory Region Number Register
11cm p13, 0, 11cm, 00, 02,	Ü	Write Memory Region Number Register	
MCR p15, 0, <rd>, c7, c0,</rd>	4	Wait For Interrupt	Wait For Interrupt operation
MCR p15, 0, <rd>, c7, c5,</rd>	0	Invalidate entire Instruction Cache	<u>Invalidate, Clean, and Prefetch</u> <u>operations</u>
MCR p15, 0, <rd>, c7, c5,</rd>	1	Invalidate Instruction Cache line using address	Invalidate, Clean, and Prefetch operations
MCR p15, 0, <rd>, c7, c5,</rd>	2	Invalidate Instruction Cache line using Set/ Way	Invalidate, Clean, and Prefetch operations
MCR p15, 0, <rd>, c7, c5,</rd>	4	Flush Prefetch Buffer	Invalidate, Clean, and Prefetch operations
MCR p15, 0, <rd>, c7, c6,</rd>	0	Invalidate Entire Data Cache	Invalidate, Clean, and Prefetch operations
MCR p15, 0, <rd>, c7, c6,</rd>	1	Invalidate Data Cache line using address	Invalidate, Clean, and Prefetch operations
MCR p15, 0, <rd>, c7, c6,</rd>	2	Invalidate Data Cache line using Set/ Way	Invalidate, Clean, and Prefetch operations
MCR p15, 0, <rd>, c7, c7,</rd>	0	Invalidate both caches	Invalidate, Clean, and Prefetch operations
MCR p15, 0, <rd>, c7, c10</rd>	, 0	Clean Entire Data Cache	Invalidate, Clean, and Prefetch operations
MCR p15, 0, <rd>, c7, c10</rd>	, 1	Clean Data Cache Line using address	Invalidate, Clean, and Prefetch operations
MCR p15, 0, <rd>, c7, c10</rd>	, 2	Clean Data Cache Line using	Invalidate, Clean, and Prefetch

7 A CONTRACTOR OF THE CONTRACT	Set/ Way	operations
MCD 715 0 (Dd) 27 210 4	· · ·	<u></u>
MCR p15, 0, <rd>, c7, c10, 4</rd>	Drain Write Buffer	Invalidate, Clean, and Prefetch operations
MCR p15, 0, <rd>, c7, c10, 5</rd>	Data Memory Barrier	<u>Invalidate, Clean, and Prefetch</u> <u>operations</u>
MRC p15, 0, <rd>, c7, c10, 6</rd>	Read Cache Dirty Status	c7, Cache Dirty Status Register
MCR p15, 0, <rd>, c7, c13, 1</rd>	Prefetch Instruction Cache Line	Flush operations
MCR p15, 0, <rd>, c7, c14, 0</rd>	Write Clean and Invalidate Entire Data Cache	Invalidate, Clean, and Prefetch operations
MCR p15, 0, <rd>, c7, c14, 1</rd>	Write Clean and Invalidate Data Cache Line using address	Invalidate, Clean, and Prefetch operations
MCR p15, 0, <rd>, c7, c14, 2</rd>	Write Clean and Invalidate Data Cache Line using Set/ Way	Invalidate, Clean, and Prefetch operations
MRC p15, 0, <rd>, c9, c0, 0 MCR p15, 0, <rd>, c9, c0, 0</rd></rd>	Read Data Cache Lockdown Register	c9, Data and instruction cache lockdown registers
MCR P13, 0, \Rd2, C3, C0, 0	Write Data Cache Lockdown Register	
MRC p15, 0, <rn>, c9, c0, 1</rn>	Read Instruction Cache Lockdown Register	c9, Data and instruction cache lockdown registers
MCR p15, 0, <rn>, c9, c0, 1</rn>	Write Instruction Cache Lockdown Register	
MRC p15, 0, <rd>, c9, c1, 0</rd>	Read Data TCM Region Register	c9, Data TCM Region Register
MCR p15, 0, <rd>, c9, c1, 0</rd>	Write Data TCM Region Register	
MRC p15, 0, <rd>, c9, c1, 1</rd>	Read Instruction TCM Region Register	c9, Instruction TCM Region Register
MCR p15, 0, <rd>, c9, c1, 1</rd>	Write Instruction TCM Region Register	
MRC p15, 0, <rd>, c13, c0, 1</rd>	Read Process ID	c13, Process ID Register
MCR p15, 0, <rd>, c13, c0, 1</rd>	Write Process ID	
MRC p15, 0, <rd>, c15, c12, 0</rd>	Read Performance Monitor Control Register	c15, Performance Monitor Control Register
MCR p15, 0, <rd>, c15, c12, 0</rd>	Write Performance Monitor Control Register	
MRC p15, 0, <rd>, c15, c12, 1</rd>	Read Cycle Counter Register	c15, Cycle Counter Register
MCR p15, 0, <rd>, c15, c12, 1</rd>	,	-
MRC p15, 0, <rd>, c15, c12, 2</rd>	Read Count Register 0	c15, Count Register 0

MCR	p15,	0,	<rd>,</rd>	c15,		Write Count Register 0	u ucuon summary
MRC	p15,	0,	<rd>,</rd>	c15,	c12, 3	Read Count Register 1	c15, Count Register 1
MCR	p15,	0,	<rd>,</rd>	c15,	c12, 3	Write Count Register 1	
					c0, 0	Read Data Cache Debug Register	c15, Data Cache Debug Register
MCR	p15,	3,	<ra>,</ra>	C15,	c0, 0	Write Data Cache Debug Register	
					c0, 1	Read Instruction Cache Debug Register	c15, Instruction Cache Debug Register
MCK	pro,	٥,	\Ru>,	CIJ,	CO, 1	Write Instruction Cache Debug Register	
MCR	p15,	3,	<rd>,</rd>	c15,	c2, 0	Data Tag RAM Read Operation	c15, Data cache Tag RAM operation
MCR	p15,	3,	<rd>,</rd>	c15,	c2, 1	Instruction cache Tag RAM Read Operation	c15, Instruction cache Tag RAM operation
MCR	p15,	3,	<rd>,</rd>	c15,	c2, 2	Data Tag RAM Parity Read Operation	c15, Tag RAM parity read operation
MCR	p15,	3,	<rd>,</rd>	c15,	c2, 3	Instruction cache Tag RAM Parity Read Operation	c15, Tag RAM parity read operation
MCR	p15,	3,	<rd>,</rd>	c15,	c4, 1	Instruction Cache Data RAM Read Operation	c15, Instruction Cache Data RAM operation
MCR	p15,	3,	<rd>,</rd>	c15,	c4, 2	Data Cache Data RAM Parity Read Operation	c15, Cache Data RAM parity read operations
MCR	p15,	3,	<rd>,</rd>	c15,	c4, 3	Instruction Cache Data RAM Parity Read Operation	c15, Cache Data RAM parity read operations
MRC <r></r>		3,	<rd>,</rd>	c15,	c8,	Read Instruction Cache Master Valid Register	c15, Instruction Cache Master Valid Register
MCR <r></r>	_	3,	<rd>,</rd>	c15,	c8,	Write Instruction Cache Master Valid Register	
MRC <r></r>		3,	<rd>,</rd>	c15,	c12,	Read Data Cache Master Valid Register	c15, Data Cache Master Valid Register
MCR <r></r>		3,	<rd>,</rd>	c15,	c12,	Write Data Cache Master Valid Register	
MCR	p15,	7,	<rd>,</rd>	c15,	c0, 0	Read Cache Debug Control Register	c15, Cache Debug Control Register
MRC	p15,	7,	<rd>,</rd>	c15,	c0, 0	Write Cache Debug Control Register	negistei
MCR	p15,	7,	<rd>,</rd>	c15,	c2, 0	Write Data Tag RAM operation	c15, Data cache Tag RAM operation
MCR	p15,	7,	<rd>,</rd>	c15,	c2, 1	Write Instruction cache Tag RAM operation	c15, Instruction cache Tag RAM operation

MCR p15, 7, <rd>, c15, c2, 2</rd>	Write Data Valid RAM and Dirty RAM operation	c15, Data Cache Valid RAM and Dirty RAM bit write operation
MCR p15, 7, <rd>, c15, c4, 1</rd>	Write Instruction Cache Data RAM	c15, Instruction Cache Data RAM operation
^[1] Register number		

Copyright © 2005-2007 ARM Limited. All rights reserved.

ARM DDI 0290G