

ARM1156T2F-S™ Technical Reference Manual

Revision: r0p4

3.3.1. Instruction summary

Table 3.64 Shows a summary of CP instructions that the processor can use.

Table 3.64. Summary of CP15 instructions

Instruction	Operation	Reference
MRC p15, 0, <Rd>, c0, c0, 0	Read ID Code	<i>c0, Main ID Register</i>
MRC p15, 0, <Rd>, c0, c0, 1	Read Cache Type	<i>c0, Cache Type Register</i>
MRC p15, 0, <Rd>, c0, c0, 2	Read TCM status	<i>c0, TCM Status Register</i>
MRC p15, 0, <Rd>, c0, c0, 4	Read MPU	<i>c0, MPU Type Register</i>
MRC p15, 0, <Rd>, c0, c1-c2, {0-7}	Read Feature Id Registers	<i>c0, Core feature ID registers</i>
MRC p15, 0, <Rd>, c1, c0, 0 MCR p15, 0, <Rd>, c1, c0, 0	Read Control Register configuration data Write Control Register configuration data	<i>c1, Control Register</i>
MRC p15, 0, <Rd>, c1, c0, 1 MCR p15, 0, <Rd>, c1, c0, 1	Read Auxiliary Control Register configuration data Write Auxiliary Control Register configuration data	<i>c1, Auxiliary Control Register</i>
MRC p15, 0, <Rd>, c1, c0, 2 MCR p15, 0, <Rd>, c1, c0, 2	Read Coprocessor Access Control Register configuration data Write Coprocessor Access Control Register configuration data	<i>c1, Coprocessor Access Control Register</i>
MRC p15, 0, <Rd>, c5, c0, 0 MCR p15, 0, <Rd>, c5, c0, 0	Read Data Fault Status Register Write Data Fault Status Register	<i>c5, Data Fault Status Register</i>
MRC p15, 0, <Rd>, c5, c0, 1 MCR p15, 0, <Rd>, c5, c0, 1	Read Instruction Fault Status Register Write Instruction Fault Status Register	<i>c5, Instruction Fault Status Register</i>
MRC p15, 0, <Rd>, c6, c0, 0 MCR p15, 0, <Rd>, c6, c0, 0	Read Fault Address Register Write Fault Address Register	<i>c6, Fault Address Register</i>
MRC p15, 0, <Rd>, c6, c0, 1 MCR p15, 0, <Rd>, c6, c0, 1	Read Watchpoint Fault Address Register Write Watchpoint Fault Address Register	<i>c6, Watchpoint Fault Address Register</i>

MRC p15, 0, <Rd>, c6, c0, 2	Read Instruction Fault Address Register	<u>c6, Instruction Fault Address Register</u>
MCR p15, 0, <Rd>, c6, c0, 2	Write Instruction Fault Address Register	
MRC p15, 0, <Rd>, c6, c1, 0	Read Data Region Base Address Register	<u>c6, Region Base Address Register</u>
MCR p15, 0, <Rd>, c6, c1, 0	Write Data Region Base Address Register	
MRC p15, 0, <Rd>, c6, c1, 2	Read Region Size and Enable Register	<u>c6, Region Size and Enable Register</u>
MCR p15, 0, <Rd>, c6, c1, 2	Write Region Size and Enable Register	
MRC p15, 0, <Rd>, c6, c1, 4	Read Region Access Control Register	<u>c6, Region Access Control Register</u>
MCR p15, 0, <Rd>, c6, c1, 4	Write Region Access Control Register	
MRC p15, 0, <Rd>, c6, c2, 0	Read Memory Region Number Register	<u>c6, Memory Region Number Register</u>
MCR p15, 0, <Rd>, c6, c2, 0	Write Memory Region Number Register	
MCR p15, 0, <Rd>, c7, c0, 4	Wait For Interrupt	<u>Wait For Interrupt operation</u>
MCR p15, 0, <Rd>, c7, c5, 0	Invalidate entire Instruction Cache	<u>Invalidate, Clean, and Prefetch operations</u>
MCR p15, 0, <Rd>, c7, c5, 1	Invalidate Instruction Cache line using address	<u>Invalidate, Clean, and Prefetch operations</u>
MCR p15, 0, <Rd>, c7, c5, 2	Invalidate Instruction Cache line using Set/ Way	<u>Invalidate, Clean, and Prefetch operations</u>
MCR p15, 0, <Rd>, c7, c5, 4	Flush Prefetch Buffer	<u>Invalidate, Clean, and Prefetch operations</u>
MCR p15, 0, <Rd>, c7, c6, 0	Invalidate Entire Data Cache	<u>Invalidate, Clean, and Prefetch operations</u>
MCR p15, 0, <Rd>, c7, c6, 1	Invalidate Data Cache line using address	<u>Invalidate, Clean, and Prefetch operations</u>
MCR p15, 0, <Rd>, c7, c6, 2	Invalidate Data Cache line using Set/ Way	<u>Invalidate, Clean, and Prefetch operations</u>
MCR p15, 0, <Rd>, c7, c7, 0	Invalidate both caches	<u>Invalidate, Clean, and Prefetch operations</u>
MCR p15, 0, <Rd>, c7, c10, 0	Clean Entire Data Cache	<u>Invalidate, Clean, and Prefetch operations</u>
MCR p15, 0, <Rd>, c7, c10, 1	Clean Data Cache Line using address	<u>Invalidate, Clean, and Prefetch operations</u>
MCR p15, 0, <Rd>, c7, c10, 2	Clean Data Cache Line using	<u>Invalidate, Clean, and Prefetch operations</u>

	Set/ Way	<u>operations</u>
MCR p15, 0, <Rd>, c7, c10, 4	Drain Write Buffer	<u>Invalidate, Clean, and Prefetch operations</u>
MCR p15, 0, <Rd>, c7, c10, 5	Data Memory Barrier	<u>Invalidate, Clean, and Prefetch operations</u>
MRC p15, 0, <Rd>, c7, c10, 6	Read Cache Dirty Status	<u>c7, Cache Dirty Status Register</u>
MCR p15, 0, <Rd>, c7, c13, 1	Prefetch Instruction Cache Line	<u>Flush operations</u>
MCR p15, 0, <Rd>, c7, c14, 0	Write Clean and Invalidate Entire Data Cache	<u>Invalidate, Clean, and Prefetch operations</u>
MCR p15, 0, <Rd>, c7, c14, 1	Write Clean and Invalidate Data Cache Line using address	<u>Invalidate, Clean, and Prefetch operations</u>
MCR p15, 0, <Rd>, c7, c14, 2	Write Clean and Invalidate Data Cache Line using Set/ Way	<u>Invalidate, Clean, and Prefetch operations</u>
MRC p15, 0, <Rd>, c9, c0, 0 MCR p15, 0, <Rd>, c9, c0, 0	Read Data Cache Lockdown Register Write Data Cache Lockdown Register	<u>c9, Data and instruction cache lockdown registers</u>
MRC p15, 0, <Rn>, c9, c0, 1 MCR p15, 0, <Rn>, c9, c0, 1	Read Instruction Cache Lockdown Register Write Instruction Cache Lockdown Register	<u>c9, Data and instruction cache lockdown registers</u>
MRC p15, 0, <Rd>, c9, c1, 0 MCR p15, 0, <Rd>, c9, c1, 0	Read Data TCM Region Register Write Data TCM Region Register	<u>c9, Data TCM Region Register</u>
MRC p15, 0, <Rd>, c9, c1, 1 MCR p15, 0, <Rd>, c9, c1, 1	Read Instruction TCM Region Register Write Instruction TCM Region Register	<u>c9, Instruction TCM Region Register</u>
MRC p15, 0, <Rd>, c13, c0, 1 MCR p15, 0, <Rd>, c13, c0, 1	Read Process ID Write Process ID	<u>c13, Process ID Register</u>
MRC p15, 0, <Rd>, c15, c12, 0 MCR p15, 0, <Rd>, c15, c12, 0	Read Performance Monitor Control Register Write Performance Monitor Control Register	<u>c15, Performance Monitor Control Register</u>
MRC p15, 0, <Rd>, c15, c12, 1 MCR p15, 0, <Rd>, c15, c12, 1	Read Cycle Counter Register Write Cycle Counter Register	<u>c15, Cycle Counter Register</u>
MRC p15, 0, <Rd>, c15, c12, 2	Read Count Register 0	<u>c15, Count Register 0</u>

MCR p15, 0, <Rd>, c15, c12, 2	Write Count Register 0	
MRC p15, 0, <Rd>, c15, c12, 3	Read Count Register 1	<i>c15, Count Register 1</i>
MCR p15, 0, <Rd>, c15, c12, 3	Write Count Register 1	
MRC p15, 3, <Rd>, c15, c0, 0	Read Data Cache Debug Register	<i>c15, Data Cache Debug Register</i>
MCR p15, 3, <Rd>, c15, c0, 0	Write Data Cache Debug Register	
MRC p15, 3, <Rd>, c15, c0, 1	Read Instruction Cache Debug Register	<i>c15, Instruction Cache Debug Register</i>
MCR p15, 3, <Rd>, c15, c0, 1	Write Instruction Cache Debug Register	
MCR p15, 3, <Rd>, c15, c2, 0	Data Tag RAM Read Operation	<i>c15, Data cache Tag RAM operation</i>
MCR p15, 3, <Rd>, c15, c2, 1	Instruction cache Tag RAM Read Operation	<i>c15, Instruction cache Tag RAM operation</i>
MCR p15, 3, <Rd>, c15, c2, 2	Data Tag RAM Parity Read Operation	<u><i>c15, Tag RAM parity read operation</i></u>
MCR p15, 3, <Rd>, c15, c2, 3	Instruction cache Tag RAM Parity Read Operation	<u><i>c15, Tag RAM parity read operation</i></u>
MCR p15, 3, <Rd>, c15, c4, 1	Instruction Cache Data RAM Read Operation	<i>c15, Instruction Cache Data RAM operation</i>
MCR p15, 3, <Rd>, c15, c4, 2	Data Cache Data RAM Parity Read Operation	<u><i>c15, Cache Data RAM parity read operations</i></u>
MCR p15, 3, <Rd>, c15, c4, 3	Instruction Cache Data RAM Parity Read Operation	<u><i>c15, Cache Data RAM parity read operations</i></u>
MRC p15, 3, <Rd>, c15, c8, <R>[1]	Read Instruction Cache Master Valid Register	<i>c15, Instruction Cache Master Valid Register</i>
MCR p15, 3, <Rd>, c15, c8, <R> ^a	Write Instruction Cache Master Valid Register	
MRC p15, 3, <Rd>, c15, c12, <R> ^a	Read Data Cache Master Valid Register	<i>c15, Data Cache Master Valid Register</i>
MCR p15, 3, <Rd>, c15, c12, <R> ^a	Write Data Cache Master Valid Register	
MCR p15, 7, <Rd>, c15, c0, 0	Read Cache Debug Control Register	<i>c15, Cache Debug Control Register</i>
MCR p15, 7, <Rd>, c15, c0, 0	Write Cache Debug Control Register	
MCR p15, 7, <Rd>, c15, c2, 0	Write Data Tag RAM operation	<u><i>c15, Data cache Tag RAM operation</i></u>
MCR p15, 7, <Rd>, c15, c2, 1	Write Instruction cache Tag RAM operation	<u><i>c15, Instruction cache Tag RAM operation</i></u>

<code>MCR p15, 7, <Rd>, c15, c2, 2</code>	Write Data Valid RAM and Dirty RAM operation	<u><i>c15, Data Cache Valid RAM and Dirty RAM bit write operation</i></u>
<code>MCR p15, 7, <Rd>, c15, c4, 1</code>	Write Instruction Cache Data RAM	<u><i>c15, Instruction Cache Data RAM operation</i></u>

[1] Register number

Copyright © 2005-2007 ARM Limited. All rights reserved.

ARM DDI 0290G

Non-Confidential