

Max Hop Count

5

4

3

2

1

0

1

2

3

4

5

6

7

8

9

10

Number of FPGA Nodes

Max Hop Count

Duplex Bandwidth Utilization

Duplex Bandwidth Utilization[%]

5

4

3

2

1

0

