# NA62 Online PC Farm Design and Implementation

Jonas Kunze

University of Mainz

29.02.2012



SPONSORED BY THE






Motivation

- The physics
- The experiment
- 2 DAQ and Trigger
  - Three level online trigger
- Merging L1 and L2
  - New proposal
  - Event building @ L1
- Performance
- Outlook and conclusion



Motivation



### $K^+ \to \pi^+ \nu \bar{\nu} \iff V_{td}$ of CKM matrix

SM branching ratio:  $(8.5 \pm 0.7) \cdot 10^{-11}$ 


#### NA62 aims $\sigma < 10\%$ with 100 events

 $\approx 10^{13}~K^+$  decays required

Data taking planned for 2014-2015, first test run this year


### Signal-to-noise ratio of 1/10 planned with an event rate of 10 MHz

High efficiency needed  $\Rightarrow$  high data rate



High-performance DAQ and Trigger necessary

# NA62 Experiment at CERN





### Data rates

#### 10 MHz event rate


Detector	Event size [B]	Data rate [GBps]
CEDAR	216	2.16
GTK	2250	22.50
CHANTI	192	1.92
LAV	160	1.60
STRAW	768	7.68
RICH	160	1.60
CHOD	≪ 1000	≪ 10
MUV	768	7.68
IRC & SAC	576	5.76
LKR	222 k	2220
Sum	≈227 kB	≈2.3 TBps



# DAQ and Trigger system


Three levels to filter data

### Data transmission via ordinary 10 gigabit ethernet and **UDP/IP**:



# First topology proposal

#### Original concept:






# Burst time and duty-cycle


### Only 3-9 sec. burst and long break

Duty cycle:  $T_{Burst}/T_{Break} \approx 0.3$ 




### My proposal to use resources more efficiently

Reuse L1 PCs during burst break for L2 computation by combining L1 and L2 to one farm




## Don't separate L1 and L2!



Motivation DAQ and Trigger Merging L1 and L2 Performance Outlook and conclusion Backup

### Combine L1 and L2 to one farm




### We save about 80k€

- No L1 PCs anymore
- Less switches, less network cards



Motivation DAQ and Trigger Merging L1 and L2 Performance Outlook and conclusion Backup

### New proposal Event building @ L1



### Every subdetector sends data of an event to one single PC

- + No broadcast of a L1 decision needed anymore (no L1TP)
- + Easier to implement load balancing (self-sustaining PCs)
- Every farm PC must serve every subdetector ⇒ needs GPUs



# pf\_ring - new type of network socket

#### Bad performance with standard Kernel sockets

Interrupt based transmission causes packet loss

### Special socket: pf\_ring DNA by ntop

- Direct access to the NIC memory (avoids system calls)
- Only  $\approx$ 40% CPU @ full speed 10G receiving 1kB packets
- No packet loss at all



Motivation

270kHz Eventbuilding rate with only 5 virtual cores

 $\Rightarrow$  19 cores left for L1 and L2 trigger



## Conclusion

Motivation

- High energy and high precision  $\Rightarrow$  a lot of data
- Using ordinary ethernet saves money and time and gives you the ability to quickly switch between different approaches
- Special driver needed for lossless communication: pf\_ring
- Unsteady data production allows new approaches
  - Considering trigger levels as logical object, not as real farms saves a lot of money
- The new farm design allows us to have a central software architecture which is much easier to implement and maintain




Backup

Motivation

Thank you!




# Tree topology (Hexapus)



Motivation DAQ and Trigger Merging L1 and L2 Performance Outlook and conclusion Backup


#### 2097152B memory - TCP






Motivation DAQ and Trigger Merging L1 and L2 Performance Outlook and conclusion Backup

#### 2097152B memory - UDP





### TCP vs. UDP






# TCP: Reliability and flow control







# Congestion Avoidance





### Performance tests



Motivation

TCP optimizes the usage of network resources

#### But what does this cost?


Intuitionally one would guess: Higher CPU usage and longer latencies.

but...



DAQ and Trigger Merging L1 and L2 Performance Outlook and conclusion Backup

## Data rate and CPU usage



Backup

#### Network cards and drivers are optimized for TCP


- Checksumms and fragmentation calculated on hardware
- Some drivers ignore interrupt coalescence of  $0\mu s$



Using TCP reduces CPU usage  $\Rightarrow$  more space for computation



# Timing



#### Results

Motivation

- TCP reduces CPU usage ⇒ more space for computation
- TCP has flow control and congestion avoidance
- TCP is reliable

#### TCP in FPGAs

TCP means high payload in hardware!

⇒ TCP can only be used for PC to PC communication at NA62!



# TCP/UDP vs. basic IP

Motivation

### Using standard interrupt/kernel based socket programming...

- is optimized for TCP (drivers)
- + is easy and many libraries can be used (e.g. boost::asio)
- induces high latency ( $\approx 30-150 \mu s$ )
- induces high packet loss??!!

### Programming own Kernel modules...

- is hard stuff (only few small libraries)
- is bound to hardware
- + highest performance possible

