# **Neural Processor Unit Compiler**

Release 0.1

Chen Chung-Shu

## CONTENTS

1	Deep learning model	1
2	NPU compiler	3
3	Alternate formats	9
4	Search this website	11

**CHAPTER** 

**ONE** 

## **DEEP LEARNING MODEL**

- *AI*
- CNN

#### 1.1 AI

Hung-Yi Lee's video <sup>1</sup>.

#### **1.2 CNN**

CNN: They have applications in image and video recognition, recommender systems, image classification, medical image analysis, natural language processing, and financial time series <sup>4</sup>.

Concept about how to apply Convolution and MaxPool to getting features from image <sup>2</sup>. Conv+MaxPool -> get features map and downsize image, more Conv+MaxPool can filter image and higher level of features and downsize more image. CNN model used in image recognition.

Concept and data applying in Deap Learning for different models of CNN<sup>3</sup>.

 $<sup>^{1}\</sup> https://www.youtube.com/watch?v=CXgbekl66jc\&list=PLJV\_el3uVTsPy9oCRY30oBPNLCo89yu49$ 

<sup>&</sup>lt;sup>4</sup> https://en.wikipedia.org/wiki/Convolutional\_neural\_network

<sup>&</sup>lt;sup>2</sup> http://violin-tao.blogspot.com/2017/07/ml-convolutional-neural-network-cnn.html

<sup>3</sup> https://github.com/onnx/models

**CHAPTER** 

**TWO** 

#### **NPU COMPILER**

- NPU compiler reference
- MLIR and IREE
- Tensorflow
- mlir to onnx
- *llvm IR for NPU compiler*
- Open source project

# 2.1 NPU compiler reference

https://arxiv.org/pdf/2002.03794.pdf

Tensorflow support unknown shape <sup>2</sup>. Though our npu support kernel call where kernel call is a set of commands to npu to deal shape at run time, it is unefficiency. As I remember mlit supports binding shape for unknown at compile-time but not always work. Lukily, we can customilze by redefining model to binding shape staticlly [20200412].

#### 2.2 MLIR and IREE

IREE (Intermediate Representation Execution Environment, pronounced as "eerie") is an MLIR-based end-to-end compiler that lowers ML models to a unified IR optimized for real-time mobile/edge inference against heterogeneous hardware accelerators. IREE also provides flexible deployment solutions for the compiled ML models <sup>1</sup> as the following figure.

- HAL IR: Vulkan-like allocation and execution model encoding -> on-line first-time compilation and save in cache. Executable compilation via architecture specific backend compiler plugins.
- VM IR: Dynamic module linkage definitions (imports, exports, globals, etc) <sup>3</sup>.

The purpose of mlir is:


• Connect cpu with mlir-to-llvm-ir.

The purpose of iree is:

<sup>&</sup>lt;sup>2</sup> https://pgaleone.eu/tensorflow/2018/07/28/understanding-tensorflow-tensors-shape-static-dynamic/

<sup>1</sup> https://github.com/google/iree

 $<sup>^{3} \ \</sup>textbf{Page 15 of https://docs.google.com/presentation/d/1RCQ4ZPQFK9cVgu3IH1e5xbrBcqy7d\_cEZ578j84OvYI/edit\#slide = id.g6e31674683\_0\_23101}$ 



• Connect to gpu with iree-to-spirv.

Both purpose of mlir and iree is:

Reduce bug and problem between heterogeneous hardware accelerators <sup>4</sup>.

#### 2.3 Tensorflow

The mechansim of Mlir and iree applied on tensorflow as the figure above section is not fitted for off-line edge npu that stand alone without server-connection for tunning weight of face detection's purpose. It is designed for on-line server-connected npu. The gpu of supporting spirv is best candidate until this date 2020/5/12.

At beginning, tensorflow rely on api without fixed format such as ONNX <sup>5</sup>. As a result ONNX emerged and adopted for most of npu in their private backend compiler. Google does not like to hire onnx as the format for npu backend compiler onnx-mlir project <sup>6</sup> which convert onnx to mlir dialect is sponsored by Google I guess <sup>7</sup> for encourging new npu compiler development hiring mlir as their compiler input (convert onnx to mlir then handling mlir input).

With mlir and iree appear on tensorflow as a series of fixed formats in tensorflow as section above. The hardware vendors for cloud server AI machine with heterogeneous hardware accelerators will run tensorflow system by supporting mlir/iree input format in their compilers more and more. So, it is unavoidable that tensorflow system's npu vendors have to support mlir/iree input format beyond onnx. Or open source software or vendor software appear to do transfer from mlir/iree to onnx. (python in tensorflow api allow unknown type and shape size, so it cannot transer python api to onnx fully).

If lucky, google may hire onnx. Because onnx format is older than mlir in history. In addition in aspect of format, mlir has mult-level mult-dialect and more complicate while onnx is easy and better to understand (P.S. I don't dig into mlir

<sup>&</sup>lt;sup>4</sup> https://kknews.cc/zh-tw/tech/klkombr.html

<sup>&</sup>lt;sup>5</sup> Actually onnx format based on IO api with protobuffer. It has real binary format but may change from version to version. Tensorflow api has no real binary format.

<sup>&</sup>lt;sup>6</sup> https://github.com/onnx/onnx-mlir

<sup>&</sup>lt;sup>7</sup> https://groups.google.com/a/tensorflow.org/forum/#!topic/mlir/2FT4sD8kqTY

yet). Many AI models has supported onnx file format. For some AI model's formats that run on tensorflow without supporting onnx, aplly tensorflow-onnx open source project <sup>8</sup> can convert tensorflow to onnx partly.

Onnx alliance may release some programs for transfering mlir to onnx for fighting agiant mlir-iree growing in npu compiler but not at this moment.

For off-line edge npu that stand alone without server-connection for tunning weight of face detection's purpose, supprting mlir-iree compiler may not necessary.

#### 2.4 mlir to onnx

https://www.tensorflow.org/mlir

https://mlir.llvm.org/talks/

https://llvm.org/devmtg/2019-04/talks.html#Tutorial\_1

• 3 ppt in llvm tutorials

https://llvm.org/devmtg/2019-04/slides/Tutorial-AminiVasilacheZinenko-MLIR.pdf

build mlir: https://mlir.llvm.org/getting\_started/

```
~/llvm/1/llvm-project/build$ cmake -G Ninja ../llvm \
    -DLLVM_ENABLE_PROJECTS=mlir \
>
    -DLLVM_BUILD_EXAMPLES=ON \
    -DLLVM_TARGETS_TO_BUILD="X86; NVPTX; AMDGPU" \
    -DCMAKE_BUILD_TYPE=Release \
    -DLLVM_ENABLE_ASSERTIONS=ON
~/llvm/1/llvm-project/build$ cmake --build . --target check-mlir
[200/1919] Generating VCSRevision.h
-- Found Git: /usr/bin/git (found version "2.17.1")
[1604/1919] Building CXX object tools/mlir/tools/mlir-linalg-ods-gen/CMakeFiles/mlir-
→linalg-ods-gen.dir/mlir-linalg-ods-gen.cpp.o
/home/cschen/llvm/1/llvm-project/mlir/tools/mlir-linalg-ods-gen/mlir-linalg-ods-gen.
→cpp:935:6: warning: 'bool {anonymous}::Expression::operator==(const {anonymous}::
→Expression&) const' defined but not used [-Wunused-function]
bool Expression::operator==(const Expression &e) const {
[1918/1919] Running the MLIR regression tests
Testing Time: 9.88s
 Unsupported Tests: 16
 Expected Passes : 465
```

#### run: https://mlir.llvm.org/docs/Tutorials/Toy/

2.4. mlir to onnx 5

<sup>&</sup>lt;sup>8</sup> https://github.com/onnx/tensorflow-onnx

```
Testing Time: 0.11s
Expected Passes: 1
```

The result I run is based on git commit 455ccde1377b3ec32d321eb7c38808fecdf230a8 Date: Sun May 17 21:00:09 2020 -0400

## 2.5 IIvm IR for NPU compiler

Though npu has no general purpose registers GPR, it is possible to apply llvm ir for npu to do codegen by llvm as follows.




Fig. 2.1: Conv operation in onnx file

Conclusion: Data definition too much and no GPR. Not worth to hire llvm.

# 2.6 Open source project

• onnx to mlir dialect: https://github.com/onnx/onnx-mlir

- tensorflow to onnx: https://github.com/onnx/tensorflow-onnx
- onnx to tensorflow: https://github.com/onnx/onnx-tensorflow

CHAPTER
THREE

# **ALTERNATE FORMATS**

The book is also available in the following formats:

## **CHAPTER**

# **FOUR**

# **SEARCH THIS WEBSITE**

• search