



Course Name: EMBEDDED SYSTEMS I / III

Course Number and Section: 14:332:493:03

Year: Spring 2021

Homework #: 10

Instructor: Philip Southard

Student Name and RUID: Jonathan Ely, 204006108

Date Submitted: April 15, 2021

GitHub Link: No classroom link provided, so a public repo was created for PDF upload:

https://github.com/JonathanEly/EmbeddedSys_Sp21_HW10

Chapter 4:

4.1

Given a timer structured as in Figure 4.1 (c) and a clock frequency of 10 MHz: (a) Determine its range and resolution. (b) Calculate the terminal count value needed to measure 3 ms intervals. (c) If a prescaler is added, what is the minimum division needed to measure an interval of 100 ms? (Divisions should be in powers of 2.) Determine this design's range and resolution. (d) If instead of a prescaler a second 16-bit up-counter is cascaded as in Figure 4.1 (d), what is the range and resolution of this design?

a) Resolution: $\frac{1}{10,000,000\text{Hz}} = 100 \text{ ns}$
Range: $(2^{16}) \cdot (100 \text{ ns}) = (65,536) \cdot (100 \text{ ns}) = 6.5536 \text{ ms}$
0 to 6.5536 ms

b) Terminal count value needed to measure 3 ms intervals:

$$\frac{3.0 \text{ ms}}{0.0001 \text{ ms}} = 30,000$$

c) If a prescaler is added, the minimum division needed to measure an interval of 100 ms:

$$\frac{\frac{(\text{range})}{X}}{X} = 100 \text{ ns}$$
$$\frac{6.5536 \text{ ms}}{X} = 100 \text{ ns}$$
$$X = 15.2587 \approx 16 = 2^4$$

So the prescaler should use the minimum division of 2^4 .

Resolution: $16 \cdot (100 \text{ ns}) = 1.6 \text{ ms}$
Range: $16 \cdot (6.5536 \text{ ms}) = 104.8576 \text{ ms}$
0 to 104.8576 ms

d) If we add another 16-bit up-counter to the system, the resolution should not change, but the range would be:

Range:

$$(2^{16})^2 \cdot (100 \text{ ns}) = (2^{32}) \cdot (100 \text{ ns}) = (4,294,967,296) \cdot (100 \text{ ns}) = 429.4967 \text{ s}$$

Therefore, the range is: 0 to 429.4967 s

4.2

A watchdog timer that uses two cascaded 16-bit up-counters as in Figure 4.1 (d) is connected to an 11.981 MHz oscillator. A timeout should occur if the function `watchdog_reset` is not called within 5 minutes. What value should be loaded into the up-counter pair when the function is called?

$$\text{Resolution: } \frac{1}{11,981,000\text{Hz}} = 83.46548702... \text{ ns}$$

$$\text{Range: } (2^{32}) \cdot (83.46548702... \text{ ns}) = 358.481... \text{ s} \\ 0 \text{ to } 358.481... \text{ s}$$

$$5 \text{ mins} = 300 \text{ s}$$

So the loaded value should be the difference between the total range and the desired 5 minute timeout.

$$358.481... \text{ s} - 300 \text{ s} = 58.481... \text{ s}$$

Then, to get the counter value, we divide by the amount of time one counter tick takes:

$$\frac{58.481... \text{ s}}{83.465 \text{ ns}} = 700,667,296$$

So the value 700,667,296 should be loaded into the up-counter pair when the function is called.

*The decimal on the range and resolution are very long, so they've been abbreviated, but the complete value was used in the calculator to derive the final answer.

4.6

A particular motor operates at 10 revolutions per second when its controlling input voltage is 3.7 V. Assume that you are using a microcontroller with a PWM whose output port can be set high (5 V) or low (0 V). (a) Compute the duty cycle necessary to obtain 10 revolutions per second. (b) Provide values for a pulse width and period that achieve this duty cycle. You do not need to consider whether the frequency is too high or too low although the values should be reasonable. There is no one correct answer.

$$\text{a) } \text{Duty cycle} = \frac{\text{used input}}{\text{max input}} \cdot (100) = \frac{3.7V}{5V} \cdot 100 = 74\% \text{ duty cycle}$$

b) If we use a 125MHz clock:

$$\text{Period} = \frac{1}{125,000,000\text{Hz}} = 8 \text{ ns}$$

The pulse width would have to be “on” for 74% of the time, so:

$$\text{Pulse Width} = 8 \text{ ns} \cdot (0.74) = 5.92 \text{ ns}$$

4.15

Compute the memory needed in bytes to store a 4-bit digital encoding of a 3-second analog audio signal sampled every 10 milliseconds.

$$3 \text{ s} = 3000 \text{ ms}$$

Sampling every 10 ms:

$$3000 \text{ ms} \cdot \left(\frac{1 \text{ sample}}{10 \text{ ms}}\right) = 300 \text{ samples}$$

300 total samples, storing 4 bits every sample:

$$300 \text{ samples} \cdot 4 \text{ bits} = 1200 \text{ bits}$$

Bits to bytes conversion:

$$1200 \text{ bits} \cdot \left(\frac{1 \text{ byte}}{8 \text{ bits}}\right) = 150 \text{ bytes}$$

So it would take 150 bytes of memory to store a 4-bit digital encoding of a 3-second analog audio signal sampled every 10 ms.