ECE 3544: Digital Design I

Project 3 (Part A) – Design and Synthesis of a Parity-Checking System

Student Name: Jonathan Lemarroy

Project Grade

	Pledge: I have neither given nor received unauthorized assistance on this assignment. Than Lemanny
Grading: Th	ne design project will be graded on a 100 point basis, as shown below:
Manner of I	Presentation (30 points)
	Completed cover sheet included with report (5 points)
	Organization: Clear, concise presentation of content; Use of appropriate, well-organized sections (15 points)
	Mechanics: Spelling and grammar (10 points)
Technical N	Merit (70 points)
	General discussion: Did you describe the objectives in your own words? Did you discuss your conclusions and the lessons you learned from the assignment? (5 points)
	Design discussion: Did you discuss the approach you took to designing any original modules? Did you discuss the approach you took to assembling the top-level module? (10 points)
	Testing discussion: What was your approach to formulating your test benches? How did you verify the correctness of the modules you designed? (5 points)
	Supporting figures: Waveforms showing correct operation of the top-level module. (10 points)
	Supporting files: Do the modules pass any tests applied by the grading staff? Modules whose declarations do not conform to the requirements of the project specification cannot be tested, and will receive no credit. (15 points)
	Validation of the final design on the DE1-SOC board (25 points): Modules that exhibit the correct behavior but do not represent the correct implementation will receive no credit .

GTA Validation Instructions:

Program the FPGA on the DE1-SoC Nano board with the student's implementation of the parity checking system. When the programming has successfully completed, perform the set of tests described in the table below. For each case, indicate whether or not the student' design demonstrates the behavior described.

Procedure and Expected Result	Correct Operation (Yes or No)
Choose a 7-bit value on SW[6:0] as the desired "transmit word." Record the value you applied here:	
SW[6:0] =	
Set the values of SW[9:7] = 000. $LED[6:0]$ should display the value on SW[6:0]. $LED[9:7]$ should all be 0.	
Change the 7-bit value on SW[6:0]. Record the value you applied here:	
SW[6:0] =	
Leave the values of SW[9:7] unchanged. LED[6:0] should display the value on SW[6:0]. LED[9:7] should all be 0.	
Change the value of SW[9:7] to a non-zero value. Record the value you applied here:	
SW[9:7] =	
Leave the value of SW[6:0] unchanged. $LED[6:0]$ should display the value on SW[6:0]. $LED[9:7]$ should equal the value on SW[9:7].	
Change the value of SW[9:7] to a different non-zero value. Record the value you applied here:	
SW[9:7] =	
Leave the value of SW[6:0] unchanged. $LED[6:0]$ should display the value on SW[6:0]. $LED[9:7]$ should equal the value on SW[9:7].	
Change the 7-bit value on SW[6:0]. Record the value you applied here:	
SW[6:0] =	
Leave the values of SW[9:7] unchanged. $LED[6:0]$ should display the value on SW[6:0]. $LED[9:7]$ should all equal the value on SW[9:7].	
Change the value of SW[9:7] to a different non-zero value. Record the value you applied here:	
SW[9:7] =	
Leave the value of SW[6:0] unchanged. LED[6:0] should display the value on SW[6:0]. LED[9:7] should equal the value on SW[9:7].	

Purpose:

The objective of this assignment is to gain experience synthesizing Verilog modules using Quartus onto the DE1-SoC board, which will require learning how to setup the pin assignments correctly. Also, it is to become familiar with a bit error detection algorithm known as the Hamming code.

Project Description:

Design and synthesize a bit error detection Verilog module described by the circuit below.




Figure 1: Top-level block diagram of the Hamming code system

This circuit can be divided into three sections, a transmitter, a bit corrupter, and a receiver. The transmitter consists of 3 **74280** parity-bit checkers that are imported from Project 2. The bit-corrupter is to be a combinational circuit that flips the bit position determined by the switch signals SW[9:7] as an unsigned binary code. And lastly the receiver consists of the same design as the transmitter. The transmitter's and receiver's 3 parity bits are to be then compared to determine which bit was corrupted. This scrambled bit's location is to then be displayed as an unsigned binary code using LED[9:7]. The other LED signals LED[6:0] are to be connected directly to switches SW[6:0]. The "?" are for the designer to determine which bits should be connected to each of the parity checkers to produce the correct output in the LEDs.

Design:

Starting with the bit corrupter which required using a conditional assignment for each bit, using the switches SW[9:7] as the condition. The results of the design were then tested in simulation, see **Waveform 1**. The test bench was designed to show that regardless if the data input, it would only invert the bit selected by the index.

Waveform 1: Bit Corruptor's Simulation

001	010	011	100	101	110	111	000	001	010	011	100	101	110	111
							1111111					-		
0000001	0000010	0000100	0001000	0010000	0100000	1000000	1111111	1111110	1111101	1111011	1110111	1101111	1011111	0111111
ilii	50000 ps	irrli	1000	00 ps	ilii	150000 ns	itt	2000	00 ns	iliii	250000 ps	iiiI	3000	00 ps
		0000001 0000010	0000001 0000010 0000100	0000001 0000010 0000100 0001000	0000001 0000010 0000100 0001000 0010000	0000001 0000010 0000100 0001000 0010000 0100000	0000001 0000010 0000100 0001000 0010000 0100000 1000000	0000001 0000010 0000100 0001000 0010000 0100000 1000000	0000001 0000010 0000100 0001000 0010000 0100000 1000000	0000001 0000010 0000100 0001000 0010000 0100000 11011111 111111	0000001 0000010 0000100 0001000 0010000 0100000 111111	0000001 000010 0000100 0001000 0010000 0100000 1000000	0000001 000010 0000100 0001000 0010000 0100000 1000000	0000001 000010 0000100 0001000 0010000 0100000 1000000

The next stage was determining which bits should be connected to each of the parity checkers. This was accomplished by making a comparison of the LED[9:7] combinations and then matching those to the SW[6:0] signals they would represent if the bit was incorrect. From this it can be deduced that the signals SW[6], SW[4], SW[2], and SW[0] are the only ones that would cause LED[7] to become a 1 if any of those bits were corrupted. Likewise it can also be determined the same way that LED[8] is influenced by signals SW[6], SW[5], SW[2], and SW[1]. And LED[9] is influenced by signals SW[6], SW[5], SW[4], and SW[3]. The rest of the design was simply wiring up the circuit as shown in **Figure 1**. This design was then tested using random signals for SW[6:0] and testing it against every combination of bit corrupter's signals SW[9:7], see **Waveform 2**.

Waveform 2: Hamming Code's Simulation

/tb_project3a/SW	000000000	0001010101	0000101010	0001110111	0000001000	0010000000	1010000000	0101010101	1101010101	0110101010	1110101010	1001110111	0010001000	0110001000	1010001000	1110001000
/tb_project3a/LED	0000000000	0001010101	0000101010	0001110111	0000001000	0010000000	1010000000	0101010101	1101010101	0110101010	1110101010	1001110111	0010001000	0110001000	1010001000	1110001000
/tb_project3a/HEX0	1001101	0011010	1011010	0110001	1001101			0011010		1011010		0110001	1001101			
/tb_project3a/HEX1	1001101	0011010	1011010	0011010	1011010	1001101		0011010		1011010		0011010	1011010			
/tb_project3a/HEX2	1001101	0011010	1011010	0110001	1001101			0011010		1011010		0110001	1001101			
/tb_project3a/HEX3	1001101	0011010	1001101	0011010	1001101	1011010		0011010		1011010		0011010	1011010			
/tb_project3a/HEX4	1001101						1011010	0011010	0110001	0011010	0110001	1011010	1001101	0011010	1011010	0110001
/tb_project3a/HEX5							1011010	0011010	0110001	0011010	0110001	1011010	1001101	0011010	1011010	0110001
	11 1 1	1 1 1 1	1_1_1 1	1 1 1	1 1 1	1 1 1	111	111	1 1 1	1 1 1	1 1 1	111	1 1 1	1 1 1	1 1 1 1	1 1 1
0.00 ns			50 ns		100) ns		150 ns		200	ns ns		250 ns		300	ns ns

Analysis & Conclusion:

After simulating the modules and testing the results on the DE1-SoC board, it can be confirmed that everything should be in accord with the spec requirements, provided those specs were understood correctly.

Upon completion of this project, I can now assign pins to their corresponding module signals via referencing the board's manual. I can then compile and synthesize a module onto the board. And lastly I can run simulations via Quartus calls to run in ModelSim.