

Jonathan Liu

Seattle, WA | jliu1401@uw.edu | +1 (206) 589-0963
linkedin.com/in/jonathan-liu-202081252 | github.com/JonathanLiu1401 | jonathanliu1401.github.io

EDUCATION

University of Washington

Seattle, WA

Master of Science in Electrical and Computer Engineering

Sep 2027 – June 2028

- Admitted Aug 2026 to UW ECE's selective **Combined BS/MS** program (guaranteed MSECE admission); **coursework pathway in Analog and Mixed-Signal Design**, completing both degrees in four years.

University of Washington

Seattle, WA

Bachelor of Science in Electrical and Computer Engineering | GPA: 3.93

Sep 2024 – June 2027

- Honors:** Frey Endowed EE Scholarship (2026–27), IEEE HKN Honor Society (Top 8% ECE), Tau Beta Pi Engineering Honor Society (Top 12.5%), Annual Dean's List.
- Relevant Coursework:** Analog IC Design, Microelectronic Circuits, Digital Circuit Design, Signals & Systems, Control Systems, Computer Architecture.

UPWARDS Semiconductor Intensive – Hiroshima University

Hiroshima, Japan

CMOS Design–Fabrication–Test Practical Training | GPA: 4.0

July – Aug 2026

- Selected for the **UPWARDS** U.S.–Japan consortium with **Micron Technology** and **Tokyo Electron**; attended on approved leave from Trellis.
- Designed a **CMOS inverter layout** in **Siemens L-Edit**, ran the photolithography-to-metal cleanroom flow, and performed wafer-probe **I–V characterization** on a **Keysight B1500A** to compare measured against simulated switching behavior.

SKILLS

IC Design: Cadence Virtuoso (schematic, layout, extraction), ADE Explorer/Assembler, GPDK045 45nm CMOS, Siemens L-Edit, LTspice/SPIICE, gm/I_D sizing, OTAs, current mirrors, differential pairs.

Fabrication & Test: CMOS process flow, cleanroom fabrication, Keysight B1500A parameter analyzer, wafer probing, I–V and threshold extraction.

PCB & Hardware: Altium Designer, KiCad, multi-layer layout, multi-rail PDN, power sequencing, IPC-2221/DFM, signal integrity.

Embedded & Digital: STM32 (CubeIDE/HAL), UART/I²C/SPI/CAN, SystemVerilog, FPGA (Quartus, ModelSim), battery management, motor drivers, buck converters, LDOs.

Software: C/C++, Python (NumPy/SciPy), MATLAB, Java, Linux/Bash, Git.

Languages: English, Chinese (Mandarin & Cantonese), Japanese.

Leadership: **President**, IEEE UW Student Chapter | **Events Officer**, Hong Kong Student Association at UW.

RELEVANT EXPERIENCE

Hardware Engineering Intern

June – Sep 2026

Trellis Robotics

Mountain View, CA

- Designed a 4-layer multi-rail robotics **peripheral PCB** in KiCad and released it to fabrication, owning schematic capture, layout, DFM review, and the fab package end to end.
- Designed the 4S **high-side battery-management** front-end (TI BQ76922) with cell monitoring, Kelvin current sensing, and CHG/DSG protection FETs.
- Wrote the **ESP32-P4 firmware from scratch** in C on ESP-IDF (10k lines) with bare-metal I²C drivers for the motor drivers, battery monitor, DACs, and encoders, plus the **Python** control host.
- Brought the board up on oscilloscopes and logic analyzers, accelerated by custom agentic EDA tooling; **bring-up verified clean within one day** of PCB arrival.

Hardware Lead

Oct 2024 – Present

Husky Robotics Drone Subteam

Seattle, WA

- Lead a 20+ member subteam and own architecture and design reviews for a **three-PCB program** (Flight Controller, ESC, Power Distribution Board): rail tree, interface map, and BOM risk.
- Designed a custom Pixhawk-class **flight controller** in Altium Designer around an STM32H743VGT6 (schematic capture, 4-layer layout, high-speed peripheral routing); **fabricated and flight-proven** alongside the ESC and PDB.
- Developed STM32CubeIDE/HAL firmware (no RTOS) implementing UART/I²C/SPI/CAN sensor interfaces, **DSHOT600** motor control, and **MAVLink** telemetry to an NVIDIA Jetson Orin Nano for autonomous flight.

PROJECTS

Single-Stage 5T OTA in 45nm CMOS (GPDK045)

May 2026

- Designed a single-stage **5T OTA** in **Cadence Virtuoso** on **GPDK045** (45nm), hand-sizing the input pair, current-mirror load, and tail source from **gm/I_D** analysis.
- Verified the design in **ADE Explorer/Assembler** across AC, DC, and transient sweeps: **1.20 GHz** gain-bandwidth, **1 V** peak-to-peak swing at 100 MHz on **5 mW**.

Adjustable AC-DC Boost Converter

June 2026

- Designed, simulated in **LTspice**, and **breadboarded** a two-stage **AC-DC boost** converter delivering an adjustable **+10–21 VDC** rail at **0.4%** load regulation under **100 mV** ripple.

FPGARhythm

March 2026

- Developed a hardware-based rhythm game in **SystemVerilog** on an Intel **Cyclone V** FPGA (DE1-SoC), processing user inputs and rendering cascading notes via **VGA** output.