

•	Ain Cortex-M4 Processor Contains
	-M4 -> 1:he M3 (chip, not New)  -DSP = Digital signal Processing (supported) (ADL & DAC)  -FPU = Floation Point Unit Cours is floating type instructions
	- DSP = Digital Signal Processing (Supported) (AVL + DAC)
	FPU = Floating Point Unit Cours floating type instructions
	Faster Floating point calculations
	- more efficient MIPS/mW
	(compared to M3 chip)
-	
	MCV Archite cture
> 1	Harval Architecture (seperate storage)
2	Von Neumann Architecture (Shared Sturage)
	(Harvad)
	M4 (-) Flash - Seperate Storage for program
	Isss Bus 256 kB and data
Perio	
Bu	Meral + Bus matrix Data - Kead and Write Concurrently
	64kB
-	2 (1)
	2. (Von Neumann)
	Bus - Shared Storage
	Processor Program and Data - man not concurrent
-	
	Peripherial busses
-	AHB = Advanced High-pacformance Bus (Bather Declocance)
-	AHB = Advanced High-pactormance Bus (Better perforance) APB = Advanced Peripheral Bus (legacy)
	( Cypro)
	1 old/ Normal

