500 mA CMOS LDO Regulator

Description

The CAT6219 is a 500 mA CMOS low dropout regulator that provides fast response time during load current and line voltage changes.

The quick-start feature allows the use of an external bypass capacitor to reduce the overall output noise without affecting the turn-on time of just 150 µs.

With zero shutdown current and low ground current of 55 µA typical, the CAT6219 is ideal for battery-operated devices with supply voltages from 2.3 V to 5.5 V. An internal under voltage lockout circuit disables the output at supply voltages under 2.15 V typical.

The CAT6219 offers 1% initial accuracy and low dropout voltage, 300 mV typical at 500 mA. Stable operation is provided with a small value ceramic capacitor, reducing required board space and component cost.

Other features include current limit and thermal protection.

The LDO is available in fixed and adjustable output in the low profile (1 mm max height) 5-lead TSOT23, 6-pad 1.5 mm x 1.5 mm WDFN and in the 6-pad 2 mm x 2 mm TDFN packages.

Features

- Guaranteed 500 mA Peak Output Current
- Low Dropout Voltage of 300 mV Typical at 500 mA
- Stable with Ceramic Output Capacitor
- External 10 nF Bypass Capacitor for Low Noise
- Quick-start Feature
- Under Voltage Lockout
- No-load Ground Current of 55 μA Typical
- Full-load Ground Current of 85 μA Typical
- $\pm 1.0\%$ Initial Accuracy ($V_{OUT} \ge 2.0 \text{ V}$)
- $\pm 2.0\%$ Accuracy Over Temperature ($V_{OUT} \ge 2.0 \text{ V}$)
- "Zero" Current Shutdown Mode
- Fold-back Current Limit
- Thermal Protection
- 5-lead TSOT-23, 6-pad WDFN and TDFN Packages
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- Cellular Phones
- Battery-powered Devices
- Consumer Electronics



ON Semiconductor®

http://onsemi.com



CASE 419AE






MV2 SUFFIX CASE 511BJ

VP5 SUFFIX CASE 511AH

PIN CONNECTIONS



MARKING DIAGRAMS



US = CAT6219-125, CAT6219-250, CAT6219-300 Device Code

RV = CAT6219-180, CAT6219-280,

CAT6219-285, CAT6219-330 Device Code

UM = CAT6219-ADJ Device Code

Y = Production Year (last digit)

M = Production Month: 1 - 9, A, B, C



AB = CAT6219180, CAT6219VP5 Device Code

Y = Production Year (last digit)

M = Production Month: 1 − 9, A, B, C



T = CAT6219-285MV2 Device Code

= CAT6219-280MV2 Device Code

= CAT6219-330MV2 Device Code

= CAT6219-ADJMV2 Device Code

M = Date Code

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.




Figure 1. Typical Application Circuit

Table 1. PIN DESCRIPTIONS

| Name | Function |
|------|--|
| VIN | Supply voltage input. |
| GND | Ground reference. |
| EN | Enable input (active high); a 2.5 M Ω pull–down resistor is provided. |
| BYP | Optional bypass capacitor connection for noise reduction and PSRR enhancing. |
| ADJ | Adjustable input. Feedback pin connected to resistor divider. |
| VOUT | LDO Output Voltage. |
| TAB | To be connected to the ground plane on PCB |

Pin Function

VIN is the supply pin for the LDO. A small 1 μ F ceramic bypass capacitor is required between the V_{IN} pin and ground near the device. When using longer connections to the power supply, C_{IN} value can be increased without limit. The operating input voltage range is from 2.3 V to 5.5 V.




Figure 2. Adjustable Output LDO

EN is the enable control logic (active high) for the regulator output. It has a 2.5 M Ω pull-down resistor, which assures that if EN pin is left open, the circuit is disabled.

VOUT is the LDO regulator output. A small 2.2 μ F ceramic bypass capacitor is required between the VOUT pin and ground. For better transient response, its value can be increased to 4.7 μ F.

The capacitor should be located near the device. For the SOT23-5 package, a continuous 500 mA output current may turn-on the thermal protection. A 250 Ω internal shutdown switch discharges the output capacitor in the no-load condition.

GND is the ground reference for the LDO. The pin must be connected to the ground plane on the PCB.

BYP is the reference bypass pin. An optional $0.01~\mu F$ capacitor can be connected between BYP pin and GND to reduce the output noise and enhance the PSRR at high frequency.

ADJ is the adjustable input pin for the adjustable LDO. The pin is connected to the resistor voltage divider.

Table 2. ABSOLUTE MAXIMUM RATINGS

| Parameter | Rating | Unit | |
|---|-------------------------------|------|--|
| V _{IN} | 0 to 6.5 | V | |
| V _{EN} , V _{OUT} | -0.3 to V _{IN} + 0.3 | V | |
| Junction Temperature, T _J | +150 | °C | |
| Power Dissipation, P _D | Internally Limited (Note 1) | mW | |
| Storage Temperature Range, T _S | -65 to +150 | °C | |
| Lead Temperature (soldering, 5 sec.) | 260 | °C | |
| ESD Rating (Human Body Model) | 3 | kV | |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 3. RECOMMENDED OPERATING CONDITIONS (Note 2)

| Parameter | Range | Unit | |
|--|----------------------|------|--|
| V _{IN} | 2.3 to 5.5 | V | |
| V _{EN} | 0 to V _{IN} | ٧ | |
| Junction Temperature Range, T _J | -40 to +125 | °C | |
| Package Thermal Resistance, θ _{JA} SOT23-5 TDFN-6 | 235 206 | °C/W | |

NOTE: Typical application circuit with external components is shown above.

- 1. The maximum allowable power dissipation at any T_A (ambient temperature) is $P_{Dmax} = (T_{Jmax} T_A)/\theta_{JA}$. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the regulator will go into thermal shutdown.
- 2. The device is not guaranteed to work outside its operating rating.

Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note 3)

 $(V_{IN}=V_{OUT}+1.0~V,V_{EN}=High,I_{OUT}=100~\mu A,C_{IN}=1~\mu F,C_{OUT}=2.2~\mu F,$ ambient temperature of 25°C (over recommended operating conditions unless specified otherwise). **Bold numbers** apply for the entire junction temperature range.)

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------|---|--|------|------|------|--------|
| V _{OUT-ACC} | Output Voltage Accuracy | Initial accuracy for V _{OUT} ≥ 2.0 V | -1.0 | | +1.0 | % |
| | | (Note 6) | -2.0 | | +2.0 | |
| TC _{OUT} | Output Voltage Temp. Coefficient | | | 40 | | ppm/°C |
| V_{R-LINE} | Line Regulation | V _{IN} = V _{OUT} + 1.0 V to 5.5 V | -0.2 | ±0.1 | +0.2 | %/V |
| | | | -0.4 | | +0.4 | |
| V _{R-LOAD} | Load Regulation | I _{OUT} = 100 μA to 500 mA | | 1 | 1.5 | % |
| | | | | | 2 | |
| V _{DROP} | Dropout Voltage (Note 4) | I _{OUT} = 500 mA | | 300 | 400 | mV |
| | | | | | 500 | |
| I _{GND} | Ground Current | I _{OUT} = 0 μA | | 55 | 75 | μΑ |
| | | | | | 90 | |
| | | I _{OUT} = 500 mA | | 85 | | |
| I _{GND-SD} | Shutdown Ground Current | V _{EN} < 0.4 V | | | 1 | μΑ |
| | | | | | 2 | |
| PSRR | Power Supply Rejection Ratio | f = 1 kHz, C _{BYP} = 10 nF | 64 | | dB | |
| | | f = 20 kHz, C _{BYP} = 10 nF | | 54 | | |
| I _{SC} | Output short circuit current limit | V _{OUT} = 0 V | | 200 | | mA |
| T _{ON} | Turn-On Time | C _{BYP} = 10 nF | | 150 | | μs |
| e _N | Output Noise Voltage (Note 5) | BW = 10 Hz to 100 kHz | | 45 | | μVrms |
| R _{OUT-SH} | Shutdown Switch Resistance | | | 250 | | Ω |
| R _{EN} | Enable pull-down resistor | | | 2.5 | | MΩ |
| V _{UVLO} | Under voltage lockout threshold | | | 2.15 | | V |
| ESR | C _{OUT} equivalent series resistance | | 5 | | 500 | mΩ |
| V_{ADJ} | Adjustable input voltage | I _{OUT} = 100 μA | 1.2 | 1.24 | 1.27 | V |
| ENABLE IN | PUT | • | | | | |
| V _{HI} L | Logic High Level | V _{IN} = 2.3 to 5.5 V | 1.8 | | | V |
| | | V _{IN} = 2.3 to 5.5 V, 0°C to +125°C junction temperature | 1.6 | | | |
| V_{LO} | Logic Low Level | V _{IN} = 2.3 to 5.5 V | | | 0.4 | V |
| I _{EN} | Enable Input Current | V _{EN} = 0.4 V | | 0.15 | 1 | μΑ |
| | | V _{EN} = V _{IN} | | 1.5 | 4 | |
| THERMAL | PROTECTION | • | | | | |
| T _{SD} | Thermal Shutdown | | | 160 | | °C |
| T _{HYS} | Thermal Hysteresis | | | 10 | | °C |

^{3.} Specification for 2.80 V output version unless specified otherwise.


^{4.} Dropout voltage is defined as the input-to-output differential at which the output voltage drops 2% below its nominal value. During test, the input voltage stays always above the minimum 2.3 V.

5. Specification for 1.8 V output version.

^{6.} For V_{OUT} < 2.0 V, the initial accuracy is $\pm 2\%$ and across temperature $\pm 3\%$.

TYPICAL CHARACTERISTICS (shown for 2.80 V output option)

 $(V_{IN}=3.85~V,~I_{OUT}=100~\mu\text{A},~C_{IN}~1~\mu\text{F},=C_{OUT}=2.2~\mu\text{F},~C_{BYP}=10~\text{nF},~T_{A}=25^{\circ}C~\text{unless otherwise specified.})$







Figure 3. Dropout Characteristics

Figure 4. Line Regulation







Figure 5. Load Regulation

Figure 6. Output Voltage vs. Temperature






Figure 7. Ground Current vs. Input Voltage

Figure 8. Ground Current vs. Temperature

TYPICAL CHARACTERISTICS (shown for 2.80 V output option)

 $(V_{IN}=3.85~V,~I_{OUT}=100~\mu A,~C_{IN}~1~\mu F,=C_{OUT}=2.2~\mu F,~C_{BYP}=10~n F,~T_A=25^{\circ} C$ unless otherwise specified.)




Figure 9. Ground Current vs. Load Current




Figure 10. Dropout vs. Temperature (500 mA Load)




Figure 12. Enable Threshold vs. Input Voltage




Figure 11. Dropout vs. Load Current




Figure 13. PSRR vs. Frequency (10 mA Load)

TRANSIENT CHARACTERISTICS (shown for 2.80 V output option)

 $(V_{IN}=3.85~V,~I_{OUT}=100~\mu\text{A},~C_{IN}~1~\mu\text{F},=C_{OUT}=2.2~\mu\text{F},~C_{BYP}=10~n\text{F},~T_{A}=25^{\circ}C~unless~otherwise~specified.)$




Figure 14. Enable Turn-on (100 μA Load)




Figure 15. Enable Turn-off (100 μA Load)




Figure 16. Enable Turn-on (500 mA Load)




Figure 17. Enable Turn-off (500 mA Load)




Figure 18. Line Transient Response (3.85 V to 4.85 V)




Figure 19. Load Transient Response (0.1 mA to 500 mA)





Figure 20. Block Diagram – Fixed Voltage


Figure 21. Block Diagram - Adjustable Voltage

PACKAGE DIMENSIONS

TSOT-23, 5 LEAD CASE 419AE-01 ISSUE O




TOP VIEW




SIDE VIEW

Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-193.








END VIEW

PACKAGE DIMENSIONS

TDFN6, 2x2 CASE 511AH-01 ISSUE A









TOP VIEW

SIDE VIEW

BOTTOM VIEW

| SYMBOL | MIN | NOM | MAX | |
|--------|----------------|------|------|--|
| Α | 0.70 | 0.75 | 0.80 | |
| A1 | 0.00 0.02 0.09 | | | |
| А3 | 0.20 REF | | | |
| b | 0.25 0.30 | | 0.35 | |
| D | 1.90 | 2.00 | 2.10 | |
| D2 | 1.50 1.60 1.7 | | | |
| E | 1.90 2.00 2.10 | | | |
| E2 | 0.90 1.00 1.10 | | | |
| е | 0.65 TYP | | | |
| L | 0.15 0.25 0.35 | | | |






Notes:

- (1) All dimensions are in millimeters.(2) Complies with JEDEC standard MO-229.

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ORDERING INFORMATION (Notes 7 - 9)

| Device Order Number | Specific Device Marking | Package Type | V _{OUT} Voltage (V) | Lead Finish | Shipping (Note 10) |
|---------------------|-------------------------------|-----------------------|---------------------------------|-------------|-----------------------------------|
| CAT6219-125TDGT3 | US | | 1.25 | | |
| CAT6219-180TDGT3 | RV | | 1.80 | | |
| CAT6219-250TDGT3 | US | | 2.50 | | |
| CAT6219-280TDGT3 | RV | | 2.80 | | Trace 0 Death 0 000 Heile / Death |
| CAT6219-285TDGT3 | RV | TSOT-23-5 | 2.85 | | Tape & Reel, 3,000 Units / Reel |
| CAT6219-300TDGT3 | US | | 3.00 | | |
| CAT6219-330TDGT3 | RV | | 3.30 | | |
| CAT6219ADJTD-GT3 | UM | | Adjustable | NiPdAu | |
| CAT6219ADJVP5GT4 | AF | | Adjustable | | |
| CAT6219180VP5GT4 | AB | TDFN-6 (2.0 x 2.0) | 1.80 | | Tape & Reel, 4,000 Units / Reel |
| CAT6219VP5330GT4 | AB | (=:::::) | 3.30 | | |
| CAT6219-280MV2T3 | S | | 2.80 | | |
| CAT6219-285MV2T3 | Т | WDFN-6 | 2.85 | | Tana 9 Dard 9 000 Haita / Dard |
| CAT6219-330MV2T3 | U | (1.5 x 1.5) | 3.30 | | Tape & Reel, 3,000 Units / Reel |
| CAT6219ADJMV2-T3 | V | | Adjustable | | |

- 7. All packages are RoHS-compliant (Lead-free, Halogen-free).
- 8. The standard lead finish is NiPdAu pre-plated (PPF) lead frames.
- 9. For other voltage options, please contact your nearest ON Semiconductor Sales office.
- 10. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
- 11. For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at www.onsemi.com

ON Semiconductor and was registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative