Instruction Format

24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	O	pcod	le			r۱	W			r	a			rl	b					im	m			

Instruction Fields

opcode = ins<24:20> Encoded operation field for this instruction

rw = ins<19:16> encoded register file write address

ra = ins<15:12> encoded register file read address for port A rb = ins<11:8> encoded register file read address for port B

imm = ins<7:0> Immediate or literal value for data specified by this instruction

Note: The 01 and 11 rows of the table all have immediate fields that replace the rb operand value

Opcode Map instn<22:20>

	_	000	001	010	011	100	101	110	111
^	00	OR	AND		NOT	CMP		ADD	SUB
instn<24:23>	01	ORI	ANDI		NOTI	CMPI		ADDI	SUBI
instn	10	BRZ	BRO	MF					
	11	LD	ST						HALT

Data Path Structures

RF Register File: 18 total entries, each of which is 8 bits wide

Registers 0 through 15 are real registers addressable in the instruction

word. Register 16 is Lo and register 17 is Hi, accessible via the mflo and mfhi instructions

RF[0] is not a real register: reads return 0, writes are ignored

RF[i] Register file 8-bit value at location i

Control Signals

C1_OpAdd Result provided by the Add unit (add[i], sub[i])

C1_CiB0 Carry in to b0 of the adder (sub[i])
C1_OpCmp Result provided by the CMP unit (cmp[i])
C1_OpAND Result provided by the AND unit (and[i])

C1 OpOR Result provided by the OR unit (or[i], not[i])

C1_OpBInv Invert the B input to the processing units (not[i], sub[i])
C1_LoadPC Load PC from the Immediate field of the instruction

10 Instribution in Instributio

CO_BDecLO Read the LO register onto the B output of the register file CO_BDecHI Read the HI register onto the B output of the register file

ADD - RF[rw] <- RF[ra] + RF[rb]

Add register ra to register rb and store the result in register rw Assembler Format: add rw, ra, rb

24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		add 011	0			r۱	N			r	a			rl	o					()			

C1 opAdd <- 1

ADDI - RF[rw] <- RF[ra] + Immediate

Add register ra to the immediate and store the result in register rw Assembler Format: addi rw, ra, immediate

24 23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4 3 2 1 0
addi 01110	rw	ra	0	Immediate

C1_opAdd <- 1 I0_InstnImm <- 1

AND - RF[rw] <- RF[ra] & RF[rb] (Bitwise AND)

Bit-wise AND register ra with register rb and store the result in register rw Assembler Format: and rw, ra, rb

24 23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5	4 3 2 1 0
and					

allu	rw	ra	rb	0
00001				

C1 OpAND <- 1

ANDI - RF[rw] <- RF[ra] & Immediate (Bitwise AND)

Bit-wise AND register ra with the immediate and store the result in register rw Assembler Format: and rw, ra, immediate

24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		andi 100:				r۱	N			r	a			C)				lr	nme	ediat	e		

C1_OpAND <- 1 I0 Instnlmm <- 1

BRZ - If RF[rb]<0> == 0, PC <- dest-PC

Branch to dest-PC if bit 0 of register rb is 1; execute the next instruction in sequence before taking the branch Assembler Format: brz rb, dest-PC

NOTE: The BRZ instruction has a delay slot. That is, the next instruction in sequences is executed independent of whether the branch is taken or not

24 23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4 3 2 1 0
brz 10000	0	0	rb	dest-PC

C1 LoadPC <- 1 if RF[rb]<0> == 0, else 0

BRO - If RF[rb]<0> == 1, PC <- dest-PC

Branch to dest-PC if bit 0 of register rb is 1; execute the next instruction in sequence before taking the branch Assembler Format: bro rb, dest-PC

NOTE: The BRO instruction has a delay slot. That is, the next instruction in sequences is executed independent of whether the branch is taken or not

24 23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	bro 0001				()			()			rl	o					dest	t-PC			

C1 LoadPC <- 1 if RF[rb]<0> == 1, else 0

CMP - RF[rw] <-Compare(RF[ra],RF[rb])</pre>

Compare register ra with register rb. If they are the same, store a 1 in register rw; else store a 0 in register rw Assembler Format: cmp rw, ra, rb

24 23 22	21 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
cmp 00100			rv	V			ra	a			rl	o					()			

C1_OpCMP <- 1

CMPI - RF[rw] <- Compare(RF[ra], Immediate)</pre>

Compare register ra with the immediate. If they are the same, store a 1 in register rw; else store a 0 in register rw Assembler Format: cmpi rw, ra, immediate

24 23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4 3 2 1 0
cmpi 01100	rw	ra	0	Immediate

C1_OpCMP <- 1 I0_InstnImm <- 1

HALT - Halt the CPU

Halt the CPU with the immediate value as the exit code. An exit code of 0 denotes a successful completion. Any other value denotes a failure Assembler Format: halt immediate

24 23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4 3 2 1 0
halt 11111	0	0	0	Immediate

MFLO - RF[rw] <- RF[16]

Store the value of register 16 in register rw

Assembler Format: mflo rw

2	4 2	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			mf 0010)			r۱	N			()			C)				C	0000	000)		

MFHI - RF[rw] <- RF[17]

Store the value of register 17 in register rw

Assembler Format: mfhi rw

24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	mf 0010)			r\	N			()			C)				(0000	000	1		

NOT - RF[rw] <- ~RF[rb] (Bitwise Invert)

Bit-wise invert register rb and store the result in register rw

Assembler Format: not rw, rb

24 23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4 3 2 1 0
not 00011	rw	0	rb	0

C1_opOr <- 1

C1_OpBInv <- 1

NOTI - RF[rw] <- ~Immediate (Bitwise Invert) Bit-wise invert immediate and store the result in register rw Assembler Format: noti rw, immediate

24 23 22 21 20	19 18 17 16	15 14 13 12 1	11 10 9 8	7 6 5 4 3 2 1 0
noti 01011	rw	0	0	Immediate

C1_opOr <- 1 C1 OpBInv <- 1

IO InstnImm <- 1

OR - RF[rw] <- RF[ra] | RF[rb] (Bitwise OR)

Bit-wise OR register ra with register rb and store the result in register rw Assembler Format: or rw, ra, rb

24 23 22 2	1 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
or 00000			r۱	N			r	a			rl	0					()			

C1_opOr <- 1

ORI - RF[rw] <- RF[ra] | Immediate (Bitwise OR)

Bit-wise OR register ra with the immediate and store the result in register rw Assembler Format: ori rw, ra, immediate

24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	C	ori)100	0			r۱	N			r	а			C)				lr	nme	ediat	:e		

C1_opOr <- 1

IO InstnImm <- 1

SUB - RF[rw] <- RF[ra] - RF[rb]

Subtract register rb from register ra and store the result in register rw Assembler Format: sub rw, ra, rb

24 23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4 3 2 1 0
sub 00111	rw	ra	rb	0

C1 opAdd <- 1

C1 CiB0 <- 1

C1 OpBInv <- 1

SUBI- RF[rw] <- RF[ra] - Immediate

Subtract immediate from register rb and store the result in register rw Assembler Format: subi rw, ra, immediate

24 23 22 21 20	19 18 17 16	15 14 13 12 11	l 10 9 8 7 6 5 4 3	2 1 0
subi 01111	rw	ra	0 Immedia	ate

C1 opAdd <- 1

C1_CiB0 <- 1

C1 OpBInv <- 1

I0_InstnImm <- 1

Pseudo Instructions

LI - RF[rw] <- Immediate

Load immediate value into register rw

Assembler Format: li rw, immediate

ori 01000 rw 0	0	Immediate
-------------------	---	-----------

C1_opOr <- 1 I0_instnimm <- 1

NOP - Do nothing

Assembler Format: nop

24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	or 0000)			()			()			C)					()			

C1_opOr <- 1

BR - PC <- dest-PC

Branch unconditionally to dest-PC; execute the next instruction in sequence before taking the branch Assembler Format: br dest-PC

NOTE: The BRO instruction has a delay slot. That is, the next instruction in sequences is executed independent of whether the branch is taken or not

24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	brz .000	0			()			()			C)					dest	t-PC			

C1_LoadPC <- 1 if RF[rb]<0> == 0, else 0