MIPS Design and Simulation

Computer Architecture Sessional

November 15, 2024

1 Problem Description

In this assignment, you will have to design and simulate (in logisim simulation software) a processor that implements the MIPS instruction set architecture. The main components of the processor are Instruction Memory, Data Memory, Register File, Arithmetic Logic Unit (ALU), and Control Unit.

2 Design Specification

- → There is a multiplexed Address and Data bus with an 8-bit width.
- \longrightarrow Both Data and address are of 8-bits.
- \longrightarrow You will have to use 8-bit ALU.
- → You will not have to implement ALU; it is shared as a logisim JAR file (attached). You can load this jar file from the option: Project -> Load Library -> JAR Library
- → You must design the following temporary registers: \$zero, \$t0, \$t1, \$t2, \$t3, \$t4. All these registers are of 8-bits.
- → The Control Unit should be micro-programmed. The control signals associated with the operations should be stored as Control Words in a special memory (you can use a separate ROM for this purpose).
- → You must write a program to convert the MIPS assembly code to your MIPS machine code. You can use any programming language for this task.
- → Consider efficiency during your design. Marks may be reduced if the design is not efficient enough.

3 Instruction Set Description

Instruction ID	Instruction Type	Instruction	
A	Arithmetic	add	
В	Arithmetic	addi	
С	Arithmetic	sub	
D	Arithmetic	subi	
E	Logic	and	
F	Logic	andi	
G	Logic	or	
Н	Logic	ori	
I	Logic	sll	
J	Logic	srl	
K	Logic	nor	
L	Memory	sw	
M	Memory	lw	
N	Control	beq	
О	Control	bneq	
Р	Control	j	

Table 1: Instruction Set

4 MIPS Instruction Format

MIPS Instructions will be 20 bits in length with the following three formats:

Instruction Type	Format						
R-type	Opcode	Src Reg 1		Src Reg 2	Dst Reg		Shft Amnt
те-туре	4-bits	4-bits		4-bits	4-bits		4-bits
I-type	Opcode	Src Reg 1		Src Reg 2	A	Address / Immediate	
	4-bits	4-bits		4-bits		8-bits	
J-type	Opco	ode Target		et Jump Address		0	0
3-type	4-bi	its		8-bits		4-bits	4-bits

Table 2: MIPS Instruction Format

For shift operation Src Reg 1 contains the number, Src Reg 2 acts

as Dst Reg and Dst Reg + Shft Amnt acts as

Immediate

5 Memory Considerations

You need to consider three types of memory:

- Instruction Memory (accessed through program counter, pc)
- Data Memory (accessed through address)
- Stack Memory (accessed through stack pointer, sp). Sample instructions: sw \$t0, 0(\$sp) or lw \$t1, 4(\$sp).

6 Instruction Set Assignment

The opcodes of the instructions will be between 0 and 15 based on the sequence of instruction IDs given below. Sequence ABCDEFG... means:

- add instruction's opcode will be 0.
- addi instruction's opcode will be 1.
- sub instruction's opcode will be 2, and so on.

	Group ID	A1	A2	B1	B2	C1	C2
	1	GHBICDAEFLJKMOPN	KCPDOALMFNIEBHJG	BGLCEMKDAFJONHIP	NEJKHBFAIMLGPCDO	OEGKMFLIACDPHBJN	ILJCMOKDFPHNEAGB
	2	DOLNAHJMPGKFCEBI	CJFHKOENLDBIAMGP	JDKAOFHLMCBEPGNI	EBCDPOLMGJIFKHNA	MPLIDCEOHGAKBJFN	PGEKBCIDJMAONFLH
	3	${\bf AMHGFDKLPOJIBCNE}$	BGMFLIDAHOJCKPNE	KNIDHJLAPMGBCOEF	JFPEOLNGMICBAKDH	FCMDPEJAKLIBOHNG	HKILCJEBDFOMPANG
	4	NPEOGCJDFHBLAMKI	AKHEPLGMBICFONDJ	DBICPHOJKAMNELGF	PBOELJMCFAIKNDHG	LOAKIJCNBFDHEGMP	MKBONHFAEDCJILGP
	5	${\tt KGOLAFIEJMDHPBNC}$	JKHNDOBPCMEGFLIA	LEFPKGIMDAHJNCBO	PMGDKIBNAECLHFOJ	FBHJALMEKOPICNDG	CEMPNIDGKHOBFALJ
	6	FBGIDKMAOLCHPENJ	NHEBJGCKOALIMPDF	AMEDOFNJBKCHPLIG	OMIKFCPNDGJHBEAL	DFLGNJEHPBKACIMO	ELBKGCAODIFPMNHJ
L	7	${\tt BOKECIDNFPALMHJG}$	LCIAFOPKJHDBEGNM	APFMOBLDJICGKENH	HEJIKDBCGNOPFLMA	GKCEBPAIHNJOLDFM	MLDHAKFJICEBGNOP
	8	${\rm KMFJHLCBIGPEADNO}$	OBIMGEKCNFDLPAHJ	JCNPLMBIOEFKDHGA	FOCDPEBHNGMIKALJ	APMNEGLIKBDHFOCJ	DLOFKBGHJEPIMANC
	9	${\bf MNAKDHLJFCEOGPBI}$	PHLMEJGAFNICBKOD	GKPIFDACBJENOLMH	BDFJMHEOIKPCGNAL	CJOEHFPANMLKIBDG	LOKICDJFABGMHPEN
	10	DICJOGEPBLKHANMF	ALFHNEDPKCMOBJGI	EGBOKLCJFAIPMDNH	MHBDPKLOEJACFIGN	PJDOEKMGHICLBNAF	KBCAOINMDLEFGJHP

Table 3: Instruction Set Assignment for Each Group

14 M Memory lw 15 G Logic or 16 P Control j

01 C Arithmetic sub

7 Report Content

Contents of the report are recommended as follows:

- Introduction
- Instruction Set
- Complete Circuit Diagram (of all components)
- How to write and execute a program in your machine
- ICs used with their count
- Contribution of each member
- Discussion

0	0000	Arithmetic	sub	R-Type
1	0001	Logic	srl	R-Type
2	0010	Logic	andi	I-Type
3	0011	Logic	ori	I-Type
4	0100	Logic	nor	R-Type
5	0101	Control	bneq	I-Type
6	0110	Logic	and	R-Type
7	0111	Control	beq	I-Type
8	1000	Memory	SW	I-Type
9	1001	Arithmetic	subi	I-Type
10	1010	Arithmetic	addi	I-Type
11	1011	Logic	s11	R-Type
12	1100	Arithmetic	add	R-Type
13	1101	Memory	lw	I-Type
14	1110	Logic	or	R-Type
15	1111	Control	j	J-Type

Instruction

Category

Binary

8 Submission Guidelines

- Create a folder named <Lab Group>_<Group ID>_Simulation and put all the necessary simulation files in this folder.
- Create a second folder named <Lab Group>_<Group ID>_Necessary_Content and put your program to convert assembly codes into MIPS machine codes.
- Finally, create a third folder named <Lab Group>_<Group ID>_Submission and put your report along with the previously prepared two folders. Zip this folder and upload it to the Moodle submission link (single submission per group).

Submission Deadline: December 6 (Friday), 11 p.m.

For any query, you can mail to **artushar@cse.buet.ac.bd**. Also, you may direct message **ART** on his MS Teams account for a quick response.