# A Comprehensive Analysis of Clock Tree Synthesis: From Fundamentals to Advanced High-Performance Methodologies

# Section 1: The Foundational Principles of Clock Distribution

## 1.1 The Role of the Clock in Synchronous Systems

In the domain of synchronous digital integrated circuits (ICs), the clock signal serves as the fundamental orchestrator of all data transactions. It is the metronome that governs the operation of sequential logic elements, such as flip-flops and latches, ensuring that data is captured and propagated in a predictable, synchronized manner. The performance of a digital system, measured by its operating frequency, is intrinsically linked to the speed and integrity of this clock signal. As designers push for higher frequencies to meet escalating performance demands, the physical challenge of distributing a high-fidelity clock signal across a vast and complex silicon die becomes a paramount concern.<sup>2</sup>

The clock distribution network, or clock tree, is unique among all signal networks on a chip. It is characterized by an exceptionally high fanout, often connecting to millions of sequential elements, and a continuous, high-frequency switching activity. This constant toggling makes the clock network the single largest contributor to dynamic power consumption, typically accounting for 30% to 40% of the total power dissipated by an IC.<sup>3</sup> Furthermore, its high-speed, sharp transitions make it a potent source of noise, capable of interfering with adjacent signal nets. Consequently, the design and implementation of the clock tree, a process known as Clock Tree Synthesis (CTS), is one of the most critical stages in the physical

design flow, with profound implications for the final Power, Performance, and Area (PPA) of the chip.

## 1.2 The Clock Distribution Problem: Key Metrics and Challenges

The primary objective of CTS is to transform an abstract, ideal clock definition into a physical network of buffers and wires that delivers the clock signal to every sink while meeting a stringent set of electrical and timing constraints. This involves a delicate balancing act between several competing metrics.

## 1.2.1 Clock Latency (Insertion Delay)

Clock latency, also referred to as insertion delay post-CTS, is the total propagation delay of the clock signal from its source to a specific sink pin.<sup>4</sup> This metric is composed of two distinct components:

- Source Latency: This is the delay from the true clock origin (e.g., an off-chip crystal or an on-chip Phase-Locked Loop (PLL)) to the clock definition point of the design block, which is typically a primary input port. In the context of block-level implementation, source latency is often a virtual or estimated value specified in the Synopsys Design Constraints (SDC) file to model the delay of the upstream, chip-level clock network.<sup>6</sup>
- **Network Latency (Insertion Delay):** This is the physical, measurable delay of the clock signal as it propagates from the block's clock definition port through the buffers and interconnects of the synthesized clock tree to the clock pin of a sequential element.<sup>6</sup>

Minimizing network latency is a key goal of CTS. A clock tree with lower latency generally contains fewer buffer stages and shorter wire lengths. This directly translates to lower dynamic power consumption and a smaller area footprint for the clock network. Furthermore, a shallower, shorter clock tree is inherently less susceptible to the detrimental effects of on-chip variation (OCV) and crosstalk, making the design more robust and easier to close for timing.<sup>7</sup>

#### 1.2.2 Clock Skew

Clock skew is the spatial variation in the arrival times of the clock signal at different sink pins within the same clock domain.<sup>6</sup> At high frequencies, uncontrolled skew can consume more than 10% of the entire clock cycle, severely limiting performance.<sup>5</sup> It is arguably the most critical metric that CTS aims to minimize. Skew is further categorized as:

- Global Skew: The difference between the maximum and minimum insertion delay values across all sinks in a clock domain. While a useful indicator of overall tree balance, it is not the most critical metric for timing closure.<sup>5</sup>
- **Local Skew:** The difference in clock arrival times between two physically or logically related sequential elements, such as the launch and capture registers of a timing path. This is the most critical form of skew, as it directly impacts the setup and hold timing equations.<sup>5</sup>

The relationship between the launch and capture clock arrival times defines the polarity of the skew:

- Positive Skew: Occurs when the clock signal arrives at the capture register *later* than it arrives at the launch register. Positive skew is beneficial for setup timing, as it effectively "lends" extra time to the data path, but it is detrimental to hold timing, as it reduces the available margin for the data to remain stable.<sup>4</sup>
- **Negative Skew:** Occurs when the clock signal arrives at the capture register *earlier* than at the launch register. Negative skew aids hold timing but penalizes setup timing.<sup>4</sup>

While the primary goal is to minimize skew, modern CTS flows can intentionally introduce small, controlled amounts of skew to resolve timing violations. This technique, known as **Useful Skew**, strategically delays the clock to registers on non-critical paths to provide more timing margin for critical paths, serving as a powerful post-CTS optimization lever.<sup>4</sup>

# 1.2.3 Clock Jitter and Uncertainty

While skew represents spatial variation, **Clock Jitter** represents the temporal variation of a clock edge from its ideal position over successive cycles.<sup>5</sup> Jitter is caused by factors such as thermal noise, power supply fluctuations, and imperfections in the clock generation circuitry (PLL), leading to short-term variations in the clock period.<sup>4</sup>

In the context of static timing analysis (STA), both skew and jitter are accounted for through the **Clock Uncertainty** constraint in the SDC file. This command defines a timing margin or guard band that the analysis engine must subtract from the available clock period for setup checks and add to the requirement for hold checks, ensuring the design can function reliably despite these real-world imperfections.<sup>5</sup>

## 1.2.4 Signal Integrity

Maintaining the electrical integrity of the clock signal is non-negotiable. Two key parameters are:

- Slew Rate (Transition Time): This measures the time taken for the clock signal to transition between its low and high states (e.g., 10% to 90% of VDD). A sharp, fast slew rate is essential. A slow or degraded slew rate increases the timing uncertainty at the register's clock pin and, critically, increases the duration during which both the pull-up and pull-down networks in a CMOS gate are simultaneously active, leading to a significant increase in short-circuit power dissipation. 10 CTS tools are constrained to maintain slew rates below a specified maximum value throughout the tree.
- Duty Cycle Distortion: The duty cycle is the percentage of the clock period for which the signal is high. Many sequential elements, particularly double-data-rate (DDR) interfaces, rely on a precise 50% duty cycle. Standard logic buffers may have asymmetric rise and fall times, which can distort the duty cycle as the signal propagates. To prevent this, CTS exclusively uses specialized clock buffers and clock inverters, which are designed with a balanced beta ratio to ensure equal rise and fall times, thereby preserving the duty cycle and preventing minimum pulse width violations.<sup>10</sup>

The management of these core metrics reveals a fundamental tension at the heart of the CTS problem. The goals of minimizing skew, latency, and power are not independent but exist in a state of conflict. For instance, the most common method for minimizing skew is to add delay buffers to the faster clock paths to match the delay of the longest path. This action, while improving skew, directly increases the overall insertion delay (latency) of the tree. Each added buffer also contributes to the total dynamic and leakage power of the clock network. Conversely, an aggressive attempt to minimize power by using fewer or smaller buffers can lead to degraded slew rates and a poorly balanced tree with large skew. This demonstrates that CTS is not a simple minimization task but a complex, multi-objective optimization challenge. The final "optimal" clock tree is a carefully engineered compromise, tailored to the specific performance and power targets of the project.

This complexity is further compounded by the fact that the transition from a pre-CTS design to a post-CTS design represents the single most significant perturbation in the timing landscape of the entire physical design flow. Before CTS, the clock is treated as an "ideal" network, with its physical characteristics modeled by abstract SDC constraints like set\_clock\_latency and set\_clock\_uncertainty. After CTS, these estimations are abruptly replaced by the real, extracted resistance and capacitance (RC) delays of a physical network comprising thousands of newly inserted buffers and meters of wire. If the initial pre-CTS estimates were inaccurate, the post-CTS timing results can be drastically different, potentially

invalidating weeks of prior placement and optimization effort.<sup>12</sup> The success of the entire physical design process, therefore, hinges on the ability to manage this transition smoothly through accurate prediction and latency-aware optimization methodologies.

# Section 2: The Clock Tree Synthesis Workflow and Methodologies

The practical implementation of CTS is a systematic process within the broader physical design flow, situated between cell placement and signal routing. It requires a specific set of inputs, a rigorous series of preparatory checks, the application of sophisticated tree-building algorithms, and a thorough phase of post-synthesis analysis and optimization.

## 2.1 Inputs and Pre-CTS Verification

Before initiating CTS, the design database and constraints must be prepared and validated. The quality of these inputs directly dictates the quality of the resulting clock tree.

## 2.1.1 Required Inputs

The CTS tool requires a comprehensive set of data to operate:

- **Physical Database:** A Design Exchange Format (DEF) file containing the complete placement information for all standard cells, macros, and I/O pads.<sup>4</sup>
- **Technology and Library Files:** Technology files (.tf, .lef) defining the physical and electrical rules of the process technology, and timing library files (.lib) containing the characterization data (delay, power, constraints) for every standard cell.<sup>4</sup>
- Interconnect Models: Technology Look-Up Plus (TLU+) or equivalent files that model the parasitic resistance and capacitance of the metal interconnect layers, enabling accurate delay calculation.<sup>5</sup>
- **Timing Constraints:** The Synopsys Design Constraints (SDC) file, which defines all clocks, I/O timing, and timing exceptions for the design.<sup>4</sup>
- CTS Specification File: An optional but highly recommended file that provides the CTS tool with specific targets and rules, such as target skew and latency, lists of permissible

## 2.1.2 Critical Pre-CTS Sanity Checks

Executing a series of rigorous sanity checks before CTS is not merely a procedural step; it is a critical quality gate that serves as the foundation for a successful clock tree. The thoroughness of these checks is directly correlated with the Quality of Result (QoR) of the final clock network.

- Placement Legality: The tool must confirm that there are no overlapping cells or other
  physical placement violations. The check\_legality command is used for this purpose.
  Running CTS on an illegal placement can lead to unpredictable results and runtime
  failures.<sup>13</sup>
- Timing QoR: The design should have a reasonable timing profile before CTS. While some setup violations are expected, a design with massive negative slack indicates fundamental architectural or placement issues that CTS cannot fix. Attempting to build a clock tree on a severely broken timing foundation is counterproductive, as the tool will lack the necessary margin to perform optimizations like buffer sizing or useful skew adjustments.<sup>14</sup>
- Congestion Analysis: The placement of thousands of new clock buffers will inevitably increase cell density and demand for routing resources. If the pre-CTS design already suffers from high congestion, the addition of the clock tree will exacerbate these hotspots, potentially making the design unroutable. This creates a vicious cycle where congested placement leads to suboptimal buffer locations, which in turn leads to longer routes and even worse congestion. Therefore, congestion hotspots must be identified and mitigated before initiating CTS.<sup>14</sup>
- High Fanout Net Synthesis (HFNS): It is crucial to distinguish between clock nets and other high-fanout signals like reset, scan-enable, or test signals. These non-clock nets must be buffered before CTS in a separate step called HFNS. The distinction is critical: HFNS does not require the stringent skew balancing of CTS and can use standard, non-symmetric buffers. Failing to perform HFNS can confuse the CTS tool, causing it to waste resources attempting to balance static signals that do not require it.<sup>5</sup>
- Power/Ground Integrity: The power delivery network must be correctly connected to all
  placed cells. Any issues with power or ground connections must be resolved, as they can
  affect the functionality of the newly inserted clock cells.<sup>14</sup>

# 2.2 Core CTS Algorithms for Tree Construction

The heart of the CTS process lies in the algorithms used to construct the tree topology. The evolution of these algorithms reflects a broader trend in EDA, moving from idealized geometric models to practical, heuristic-based approaches that can navigate the complex, constrained reality of a modern SoC layout.

## 2.2.1 Geometric Approaches

Early algorithms focused on achieving balance through geometric symmetry.

- H-Tree: This method constructs a recursive, fractal-like 'H' pattern to distribute the clock. In theory, for a perfectly uniform distribution of sinks, an H-tree can achieve zero skew by ensuring identical physical path lengths from the root to every sink. However, its rigid structure is its primary weakness. Real-world chip floorplans are populated with irregularly shaped macros, pre-placed cells, and routing blockages, making a pure H-tree impossible to implement. Furthermore, wire delay is a complex function of parasitic RC, not just length, which undermines the core assumption of the algorithm. Consequently, H-trees are now primarily used for high-level, top-down clock distribution rather than for the entire network.
- X-Tree: A variation that allows for diagonal (non-rectilinear) routes, forming an 'X' shape.
  This can reduce overall wire length and delay compared to an H-tree but is more complex
  to route and can introduce significant crosstalk issues due to the close proximity of
  angled wires.<sup>17</sup>

### 2.2.2 Recursive Partitioning (Top-Down)

These methods build the tree from the root down to the leaves.

• Method of Mean and Median (MMM): This algorithm is more adaptable than the H-tree. It operates by recursively partitioning the set of clock sinks into two subsets of equal size, alternating between vertical and horizontal cuts. A tapping point is placed at the center of mass of each subset, and these tapping points are then connected to the parent level. This process continues until each partition contains only a single sink. By focusing on balancing the center of mass, MMM can handle non-uniform sink distributions more effectively than a pure H-tree.<sup>17</sup>

## 2.2.3 Bottom-Up Construction

These methods build the tree from the leaves up to the root.

• Geometric Matching Algorithm (GMA): GMA represents a significant shift towards delay-based balancing. It begins by identifying pairs of nearest-neighbor sinks (or sub-tree roots). For each pair, it determines a "tapping point" where a new buffer can be placed to drive both sinks with equal delay. This tapping point then becomes a new sink for the next iteration of the algorithm. The process repeats, merging pairs and creating new tapping points, until a single root is formed. This bottom-up approach is inherently delay-aware and highly flexible.<sup>17</sup>

## 2.2.4 Modern Clustering-Based Approaches

Modern EDA tools typically employ sophisticated hybrid algorithms that combine the strengths of these classical methods. A common strategy is a "divide and conquer" approach based on clustering <sup>20</sup>:

- Clustering: The tool first partitions the thousands or millions of clock sinks into smaller, manageable clusters based on their physical proximity, often using algorithms like K-means.<sup>20</sup>
- 2. **Local Tree Synthesis:** Within each cluster, a local clock tree is synthesized using a delay-balancing algorithm like GMA.
- 3. **Global Tree Synthesis:** A global clock tree is then built to connect the clock source to the roots of all the individual cluster trees.

This hierarchical, placement-aware methodology is computationally efficient, scalable to very large designs, and produces high-quality results by focusing on balancing delays locally before addressing the global distribution challenge.

# 2.3 Post-CTS Analysis and Optimization

Once the CTS tool has constructed the clock tree, a thorough analysis and optimization phase

## 2.3.1 Verification and Reporting

The immediate next step is to scrutinize the reports generated by the tool to verify the QoR:

- **Skew and Latency Reports:** These reports are checked to ensure that the achieved global and local skew values, as well as the maximum and minimum insertion delays, are within the targets specified in the CTS constraints file.<sup>13</sup>
- **Design Rule Violation (DRV) Report:** The newly created clock network is checked for electrical violations. This includes ensuring that no net exceeds the maximum allowable transition time (slew), load capacitance, or fanout defined in the technology library. <sup>13</sup>
- Congestion and Utilization Reports: The impact of the new clock cells on the overall placement density and routing congestion maps is assessed to ensure no new critical hotspots have been created.<sup>13</sup>

## 2.3.2 Initial Timing Analysis

With the physical clock tree now part of the design, the timing profile changes significantly. The focus of analysis shifts:

- Hold Timing: Before CTS, hold timing is generally not a major concern because the clock is modeled as an ideal network with zero skew. After CTS, the real skew between launch and capture paths is known, and hold violations often appear. Post-CTS optimization is heavily focused on fixing these hold violations, typically by inserting delay buffers into the data paths to ensure data remains stable long enough after the clock edge.<sup>5</sup>
- **Setup Timing:** Setup timing is re-evaluated with the accurate clock latencies. Techniques like useful skew, cell sizing, and buffer relocation are employed to recover any performance lost due to the insertion of the clock tree.<sup>5</sup>

# Section 3: A Comparative Analysis of Clock Tree Architectures

Beyond the specific algorithm used to connect the sinks, the high-level topology or architecture of the clock distribution network is a critical design choice. This choice has profound implications for the design's PPA metrics and, most importantly, its robustness against on-chip variations. The emergence of complex architectures is a direct and necessary response to the overwhelming challenge of physical variation at advanced process nodes.

In older technologies, where process variations were a smaller fraction of the total delay, a conventional tree could provide acceptable skew.<sup>24</sup> However, at nodes like 7nm and 5nm, random variations in device and interconnect properties can cause significant, unpredictable delay fluctuations.<sup>25</sup> A conventional tree topology propagates and can even amplify these variations; a small delay shift in a high-level buffer can cause a large skew at the leaves.<sup>16</sup> To combat this, architectures with a high degree of path sharing have been developed. These structures ensure that the clock paths to the launch and capture flops of a timing path share a long common segment. Variations occurring on this common path affect both flops equally and are thus canceled out from the skew calculation, leading to a much more robust design.<sup>7</sup> The choice of clock architecture is therefore a fundamental decision about how much to invest in "variation immunity."

# 3.1 Conventional Clock Tree (Single-Point CTS)

- **Description:** This is the standard tree-like structure, built using the algorithms described in the previous section, that fans out from a single root to all the clock sinks.<sup>10</sup>
- Advantages: It offers the lowest dynamic power consumption due to its minimal number
  of buffers and shortest total wire length. It also consumes the least amount of routing
  resources and is the simplest to implement and analyze.<sup>10</sup>
- Disadvantages: This architecture is highly susceptible to PVT and OCV effects. Any
  process variation that occurs in an upper-level branch of the tree will be propagated to
  all downstream sinks without any averaging or cancellation effect. This can lead to
  significant and unpredictable clock skew, making timing closure difficult in
  high-performance designs.<sup>16</sup>

### 3.2 Clock Mesh

Description: A clock mesh consists of a grid of interconnected horizontal and vertical
metal straps, typically on the upper, low-resistance metal layers. This grid is driven by a
network of pre-mesh buffers and numerous mesh drivers distributed across the area.
 Clock sinks do not connect to a tree branch but instead tap into the nearest point on the

mesh grid.7

- Advantages: A mesh provides the lowest possible skew and the highest tolerance to OCV. The highly redundant, shorted grid acts as a low-pass filter, averaging out local delay variations from individual drivers. This spatial smoothing effect ensures that all sinks connected to the mesh see a nearly identical clock arrival time.<sup>16</sup>
- Disadvantages: The benefits of a mesh come at a significant cost. The large capacitance of the grid and the vast number of drivers required lead to enormous dynamic power consumption. It also consumes a substantial amount of valuable routing resources on the upper metal layers, which can create routing congestion for critical signals.<sup>10</sup> Furthermore, implementing fine-grained clock gating within a mesh is impractical because the entire grid is electrically shorted.<sup>10</sup>

## 3.3 Multi-Source CTS (MSCTS)

- Description: MSCTS is a hybrid architecture that seeks to combine the benefits of a
  conventional tree and a full mesh. It consists of a top-level distribution network (which
  can be a coarse mesh or a robust H-Tree) that delivers the clock signal to a set of
  multiple, strategically placed "tap points" or "source points." These tap points then serve
  as the roots for smaller, independent, conventional clock trees that distribute the clock to
  local clusters of sinks.<sup>10</sup>
- Advantages: This architecture offers a well-balanced compromise. It provides significantly better OCV tolerance than a conventional tree because of the long shared path in the top-level network. At the same time, it consumes considerably less power and fewer routing resources than a full, dense mesh.<sup>10</sup>
- Disadvantages: The implementation and analysis of an MSCTS network are more complex than for a conventional tree. The primary challenge lies in balancing the delays to each of the multiple source points to ensure that the handoff to the local trees is synchronized.<sup>24</sup>

# 3.4 Fishbone and other Hybrid Topologies

• **Description:** The fishbone architecture is another hybrid structure, often used in conjunction with an H-tree. It features a main "spine" (analogous to the trunk of an H-tree) that runs through a block, with multiple "ribs" branching off at regular intervals to drive local groups of sinks. This structure can be more efficient than a pure H-tree for rectangular floorplans or non-uniform sink distributions, as it avoids the long, circuitous

routes required by the rigid H-tree geometry. 16

The following table provides a comparative summary of these primary clock tree architectures, highlighting the trade-offs involved in their selection. For a high-performance CPU where every picosecond of timing margin is critical, the high PPA cost of a clock mesh may be a justifiable price for predictable, variation-tolerant timing. Conversely, for a battery-powered IoT device where power is the primary constraint, the efficiency of a conventional tree is the only viable option.

Architect ure	Skew Control	OCV Tolerance	Power Consump tion	Routing Resource s	Impleme ntation Complexi ty	Best Suited For
Conventi onal Tree	Fair to Good	Low	Low	Low	Low	Low-freq uency, power-se nsitive SoCs, and most block-lev el designs.
Clock Mesh	Excellent	High	Very High	Very High	High	High-perf ormance CPU/GPU cores, high-freq uency networki ng chips.
Multi-So urce CTS	Very Good	Medium- High	Medium	Medium	Medium	Large, high-perf ormance SoCs, mixed-si gnal designs requiring

						a balance of performa nce and power.
H-Tree/F ishbone	Good	Medium	Low-Med ium	Low-Med ium	Medium	Top-level clock distributi on, designs with regular floorplan s and sink distributi ons.

# Section 4: Low-Power Design Techniques in CTS

Given that the clock network is a dominant consumer of chip power, the integration of low-power design techniques is not an optional enhancement but a fundamental requirement of modern CTS flows. These techniques aim to reduce both the dynamic (switching) power and static (leakage) power of the clock distribution network.

# 4.1 The Primacy of Clock Gating

Clock gating is the single most effective technique for reducing the dynamic power consumption of a synchronous design.<sup>27</sup> The principle is straightforward: if a block of logic or a group of registers is not performing useful work in a given clock cycle, its clock signal is temporarily disabled, or "gated." This action eliminates all unnecessary switching activity within that logic, saving a significant amount of power.<sup>28</sup>

## 4.1.1 Integrated Clock Gating (ICG) Cells

A naive implementation of clock gating using a simple AND gate can introduce glitches or hazards on the clock signal, which could cause functional failures. To prevent this, technology libraries provide specialized **Integrated Clock Gating (ICG)** cells. An ICG cell typically contains a latch and an AND or OR gate. The latch captures the enable signal on the inactive edge of the clock, ensuring that the enable signal is stable throughout the active clock pulse, thereby producing a clean, glitch-free gated clock output.<sup>28</sup>

### 4.1.2 Gating Methodologies and Granularity

Clock gating can be implemented in two primary ways:

- 1. **RTL-based (Intent-based) Gating:** The designer explicitly codes the clock gating logic in the Register-Transfer Level (RTL) description. This is typically done for coarse-grained gating, where an entire module or subsystem (e.g., a UART controller or a CPU core) is disabled when idle.<sup>28</sup>
- 2. **Synthesis-inferred Gating:** Synthesis tools can automatically identify groups of registers that share a common data enable condition. The tool can then automatically insert an ICG cell to gate the clock for this group of registers, a form of fine-grained optimization.<sup>28</sup>

The **granularity** of clock gating involves a trade-off. Fine-grained gating (gating small groups of registers or even individual registers) offers the maximum potential for power savings but results in a large number of ICG cells, which increases area, routing congestion, and the complexity of the clock tree. Coarse-grained gating (gating large modules) is simpler to implement and has less overhead but may miss opportunities for power savings within the module.<sup>29</sup>

# 4.2 Clock-Gating-Aware CTS

It is important to note that the CTS process itself does not insert ICG cells; this is done during RTL design or logic synthesis. However, the CTS tool must be "aware" of these cells and build the clock tree around them intelligently. This symbiotic but often tense relationship requires

careful co-optimization. An ICG cell introduces additional logic directly into the clock path, which adds latency and becomes a new source of potential variation.<sup>28</sup> From a CTS perspective, a design with thousands of ICGs is not a single tree but a forest of sub-trees, each with its own root, that must be balanced relative to one another.

- Balancing Through ICGs: The CTS tool must be instructed to treat the clock input pin of an ICG cell as a non-stop pin (or through pin). This tells the tool not to terminate the clock path at the ICG but to trace through it to the ultimate sinks—the clock pins of the downstream flip-flops—and include them in the skew balancing calculations.<sup>5</sup>
- Placement-Aware Cloning and Merging: The physical location of ICG cells is critical. An ICG placed far from the registers it drives will result in long wire lengths for the gated clock net, increasing power consumption and making skew balancing difficult.<sup>22</sup> To address this, modern flows include a post-placement, pre-CTS optimization step. In this step, ICGs with a large and geographically dispersed fanout can be cloned, with the new copies placed closer to their respective sink clusters. Conversely, multiple ICGs that are physically close and share the same enable logic can be merged to reduce area and tree complexity.<sup>3</sup> This concept of physically-aware clock gating is crucial for achieving both low power and high-quality CTS results.

## 4.3 Additional Power Reduction Strategies

Beyond clock gating, several other techniques are employed to reduce the power consumption of the clock network.

- Multi-Bit Flip-Flops (MBFFs): This technique involves replacing several single-bit flip-flops with a single, equivalent multi-bit flip-flop. An 8-bit MBFF, for example, replaces eight individual flip-flops. Since all bits in the MBFF share a single common clock pin, this technique can dramatically reduce the total number of clock sinks in the design. A smaller number of sinks leads to a simpler, shallower clock tree with fewer buffers, which in turn reduces both dynamic and leakage power.<sup>8</sup>
- Multi-Voltage (Multi-Vdd) Designs: In designs with multiple power domains, different parts of the chip operate at different voltage levels to save power. The clock tree must be carefully designed to cross these voltage boundaries. This typically requires inserting level shifter cells in the clock path to translate the signal from one voltage level to another. Each voltage domain requires its own independently balanced clock tree, and these trees must then be balanced relative to each other at the top level of the hierarchy.<sup>30</sup>
- Optimized Buffer Selection: Technology libraries offer cells with different threshold voltages (e.g., Low-VT, Standard-VT, High-VT). High-threshold-voltage (HVT) cells have significantly lower leakage power but are also slower. In non-critical sections of the clock

tree where there is ample timing slack, using HVT clock buffers can reduce overall static power consumption without impacting performance. This represents a classic power-performance trade-off that can be optimized by the CTS tool.<sup>32</sup>

# Section 5: Managing Physical and Timing Constraints

The CTS tool, despite its sophistication, is not autonomous. It relies on a precise set of instructions from the designer to understand the design's intent and physical requirements. These instructions are communicated through timing constraints, physical rules, and specific exceptions. The quality and correctness of these constraints are a first-order determinant of the quality of the final silicon. They are the architectural blueprint—the DNA—of the clock network. An error in a constraint, such as an incorrectly defined generated clock or a missing physical rule, can lead to a functionally incorrect or unreliable chip, often resulting in costly design iterations.<sup>33</sup>

# 5.1 The Role of the Synopsys Design Constraints (SDC) File

The SDC file is the primary vehicle for conveying timing intent to the entire synthesis and implementation flow. For CTS, several commands are of paramount importance:

- **create\_clock:** This is the most fundamental command. It defines a primary clock source, specifying its name, the port or pin where it enters the design, its period, and its waveform (duty cycle and edge times). This command establishes the root of a clock tree from which all tracing begins.<sup>9</sup>
- **create\_generated\_clock:** This command defines a new clock that is derived from an existing master clock. It is used for clocks produced by frequency dividers, multipliers (PLLs), or multiplexers. It specifies the relationship (e.g., divide-by-2, edge shift) between the new clock and its source, which is essential for correct inter-clock timing analysis. An incorrectly defined generated clock can cause the tool to attempt to balance unrelated clock domains, leading to catastrophic timing failures. 33
- **set\_clock\_latency:** This command specifies the source latency, which models the delay of the clock network *outside* of the current block being synthesized. This is crucial for hierarchical design flows, as it allows the block-level CTS to account for the delay of the chip-level distribution network.<sup>9</sup>
- **set\_clock\_uncertainty:** As previously discussed, this command provides a timing margin to account for sources of variation like clock jitter and the anticipated skew of the

yet-to-be-built clock tree. It effectively tightens the timing constraints to ensure a more robust design.<sup>9</sup>

## 5.2 Non-Default Rules (NDRs) for Robustness

Standard cells and signal routes are typically implemented using the minimum width and spacing rules defined by the process technology. However, for critical nets like the clock, these default rules are often insufficient to ensure reliability and signal integrity. **Non-Default Rules (NDRs)** are user-defined routing rules that enforce more conservative physical characteristics for specified nets.<sup>5</sup>

## Purpose of NDRs:

- Wider Wires (e.g., Double Width, Triple Width): Increasing the width of a metal wire reduces its sheet resistance, which can help with delay and slew rate. More importantly, it increases the cross-sectional area of the conductor. Since current density is defined as current divided by area (J=I/A), wider wires significantly reduce the current density, which is the primary mitigation strategy for Electromigration (EM), a long-term reliability failure mechanism.<sup>4</sup>
- o Increased Spacing (e.g., Double Spacing): Increasing the spacing between a clock net and its neighbors reduces the coupling capacitance between them. This makes the clock net less susceptible to delay variations caused by crosstalk from aggressor nets and also reduces the clock's own impact as an aggressor on adjacent signal nets. In some cases, shielding—running parallel ground wires on either side of the clock net—is also implemented via NDRs.

At advanced nodes, applying a single, aggressive NDR to the entire clock tree can be wasteful in terms of power and routing resources. Advanced methodologies employ "Smart NDRs," where different rules are applied to different levels of the tree. The high-current trunk lines near the root might use a triple-width, triple-space rule for maximum reliability, while the low-current branches near the leaves might use a less conservative rule to save area and power.<sup>38</sup>

# **5.3 Clock Tree Exceptions**

These commands provide fine-grained control, allowing the designer to override the tool's default behavior for specific pins or nets in the clock path.

- **stop\_pin (Sink Pin):** This is the default behavior for the clock pin of a sequential element (e.g., a flip-flop's CK pin). It marks the pin as a true endpoint of the clock tree that must be included in all skew and latency balancing calculations.<sup>4</sup>
- exclude\_pin (Ignore Pin): This identifies a pin that is driven by the clock but should be excluded from all skew and latency balancing optimizations. The tool will still ensure the pin is connected and that its signal meets basic electrical rules (like max transition), but it will not try to balance its delay against other sinks. This is often used for non-critical outputs, test logic, or the select pin of a clock multiplexer.<sup>13</sup>
- non\_stop\_pin (Through Pin): This specifies a pin that the clock signal passes through
  on its way to other sinks. It instructs the tool not to treat this pin as an endpoint. The
  most common use case is for the clock input pin of an ICG cell or a clock divider, ensuring
  the tool balances the final flip-flops downstream.<sup>4</sup>
- float\_pin: This exception is used for pins that have a special, user-defined insertion delay requirement. It is commonly applied to the clock input of a hard macro (e.g., a memory or a SerDes). The macro has its own internal clock distribution network with a known, characterized latency. The float\_pin exception, along with its specified delay value, instructs the CTS tool to adjust the external clock path's delay to ensure the clock arrives at the macro's internal flops in sync with the rest of the chip's flops.<sup>5</sup>
- dont\_touch\_subtree: This powerful command preserves a specific portion of an existing clock tree, preventing the CTS tool from modifying it in any way (e.g., sizing cells, adding buffers). It is used to protect manually crafted clock paths or pre-existing, verified sub-trees during subsequent CTS runs.<sup>5</sup>

# Section 6: Advanced Hierarchical CTS for High-Performance Designs

As SoCs have scaled to contain hundreds of millions or even billions of transistors, building a single, monolithic ("flat") clock tree has become computationally infeasible and technically suboptimal.<sup>39</sup> The sheer number of sinks, the vast physical distances, and the overwhelming impact of interconnect delay at advanced nodes necessitate a hierarchical, "divide and conquer" approach. This methodology is standard practice at leading semiconductor companies for the design of high-performance CPUs, GPUs, and AI accelerators.

The move to hierarchical CTS is a direct consequence of the physics of interconnects at advanced nodes. At 7nm and below, the resistance of the lower and intermediate metal layers has increased dramatically.<sup>25</sup> Attempting to build a deep clock tree that weaves through many of these resistive layers would result in massive, unpredictable RC delay and severe slew rate degradation. The only way to propagate a high-frequency clock signal across a large die with

predictable delay and high fidelity is to utilize the thick, low-resistance upper metal layers.<sup>7</sup> This physical reality naturally leads to a multi-stage architecture: a robust "superhighway" on the upper metal layers for global distribution, and a network of "local roads" on the lower layers for final delivery to the sinks.

## **6.1 The Two-Stage Distribution Model (RCB-to-LCB)**

A widely adopted industry standard for hierarchical clocking is the two-stage distribution model, which decouples the global and local clocking problems.

- Stage 1: Global Network / Regional Clock Buffers (RCBs): The first stage consists of a robust, high-drive, low-skew global network. This network is typically implemented as a balanced H-Tree or a coarse-grained clock mesh and is routed exclusively on the uppermost metal layers using aggressive NDRs for high performance and reliability. Its sole purpose is to take the primary clock signal from the PLL and distribute it with minimal skew and variation to a set of predefined locations across the die. The powerful buffers used in this stage are often referred to as Regional Clock Buffers (RCBs).
- Stage 2: Local Network / Local Clock Buffers (LCBs): The endpoints of the global network are known as "clock drop points" or "tap points." These points serve as the clock roots for the second stage: a multitude of smaller, independent, conventional clock trees. These local trees, built with Local Clock Buffers (LCBs), are responsible for the final distribution of the clock from the drop point to the individual sinks within a specific physical partition or region.<sup>41</sup>

This two-stage architecture provides several key benefits. It keeps the overall logical depth of the clock tree relatively shallow, which helps to reduce total latency and power consumption. Most importantly, the long, shared path of the global network provides excellent common-path rejection of OCV, making the overall clocking scheme much more robust to process variations.<sup>1</sup>

# **6.2 Clock Drop Points and Tap Points**

Clock drop points are the critical physical and logical handoff interfaces between the global and local clock networks. In a hierarchical physical design flow, these drop points often correspond to the clock input ports of a physical partition or block. The chip-level CTS task is to balance the clock

to these ports, while the block-level CTS task is to balance the clock *from* these ports to the sinks inside the block.<sup>39</sup> The number, placement, and driving strength of these drop points are critical architectural decisions made during floorplanning and high-level clock planning. They must be distributed strategically to provide adequate coverage for all sinks while avoiding the creation of routing congestion.<sup>41</sup>

## 6.3 Latency-Aware Synthesis ("Backward Tracking of Delays")

One of the most significant challenges in physical design is managing the large "timing jump" that occurs when the ideal clock model used in pre-CTS optimization is replaced by the real, physical clock tree. If the pre-CTS timing analysis is based on poor estimates of the final clock latencies, the post-CTS timing results may be completely different, leading to a lengthy and painful timing closure process.<sup>12</sup>

To solve this problem, modern EDA tools have developed sophisticated **latency-aware synthesis** methodologies. This can be conceptualized as a form of "backward tracking of delays." The process works as follows:

- 1. **Trial CTS:** Early in the physical design flow (e.g., post-placement but pre-optimization), the tool performs a very fast, lightweight "trial" or "prototype" CTS run. This does not build a full, detailed clock tree but instead creates a lightweight model to quickly estimate the wire lengths and buffer stages required to reach every sink.<sup>12</sup>
- 2. **Latency Annotation:** From this model, the tool calculates an *estimated* insertion delay for every clock sink in the design.
- 3. **Informing Optimization:** These predicted latency values are then used to annotate the timing graph *before* the main optimization steps are run. This means that the placement and logic optimization engines are working with a much more realistic view of the final clock arrival times.

By propagating the anticipated future delay of the clock tree backward to inform current optimization decisions, this methodology makes the pre-CTS timing view a much more accurate predictor of the post-CTS reality. This significantly reduces the magnitude of the timing jump, leading to better correlation between design stages, faster timing convergence, and fewer costly iterations.<sup>12</sup>

# Section 7: Resolving Physical Design Challenges in Advanced Nodes

As process technology scales to 7nm, 5nm, and beyond, the physical challenges associated with CTS intensify dramatically. The focus of a "good" clock tree design expands beyond traditional PPA metrics. At these advanced nodes, CTS becomes a first-order reliability and manufacturing yield problem. In older technologies, the primary goals were meeting skew and latency targets to close timing. Reliability concerns like electromigration were largely confined to the power grid. At 7nm, however, the current densities in the clock network itself have risen to levels where EM is a critical design constraint. A clock tree that meets all timing requirements but violates EM rules is a design failure, as the chip may not function reliably over its intended lifespan. Similarly, a design that closes timing at the nominal process corner but is highly sensitive to OCV will suffer from low manufacturing yield, as a large percentage of dies will fail due to random variations. Consequently, a modern clock tree must not only be fast (low latency) and precise (low skew) but also

robust (OCV tolerant) and reliable (EM-proof).

# 7.1 Electromigration (EM) in Clock Nets

- The Physics of EM: Electromigration is the gradual displacement of metal atoms in a conductor due to the momentum transfer from flowing electrons (the "electron wind"). Over time, this atomic transport can lead to the formation of voids (depletions of material) that increase resistance and can eventually cause an open circuit, or hillocks (accumulations of material) that can cause a short circuit to an adjacent wire.<sup>43</sup>
- Clock Net Susceptibility: Clock nets are particularly vulnerable to EM. They drive large capacitive loads, resulting in high average currents. Although the clock signal is AC, any asymmetry in the rise and fall times or in the circuit's response can create a net DC component, which accelerates EM damage. The high operating temperature of modern high-performance chips further exacerbates the problem, as the rate of electromigration increases exponentially with temperature according to Black's equation:
  MTTF∞(1/Jn)·e(Ea/kT), where MTTF is the Mean Time To Failure, J is the current density, and T is the temperature.<sup>44</sup>

### • Mitigation Strategies:

- NDRs: As discussed, using wider wires is the primary defense against EM, as it reduces the current density J.<sup>5</sup>
- Current Density Analysis: Signoff-level reliability analysis tools are used to perform detailed EM analysis on the clock network, flagging any wire segments or vias that violate the current density limits specified by the foundry.
- Robust Via Structures: Vias are often weak points in the interconnect structure.
   Using multi-cut vias (multiple parallel vias) or larger via arrays at high-current

- connections is essential for ensuring long-term reliability.
- Buffer Sizing: In some cases, carefully reducing the size of clock buffers can lower the peak current drawn, although this must be carefully balanced against the need to maintain sharp slew rates.<sup>42</sup>

## 7.2 On-Chip Variation (OCV) and its Impact

As transistor and wire dimensions shrink to the atomic scale, random variations in these features (e.g., gate length, threshold voltage, interconnect width and thickness) become a larger percentage of their nominal values. This leads to unpredictable variations in gate and wire delays across the die.<sup>25</sup>

- Advanced Timing Analysis: Traditional STA, which uses a single delay value for each cell, is no longer sufficient. To accurately model these statistical effects, advanced analysis techniques are required. Parametric On-Chip Variation (POCV) and Statistical Static Timing Analysis (SSTA) model delays not as a single number but as a statistical distribution, providing a more realistic assessment of timing margins and manufacturing yield.<sup>25</sup>
- Impact on CTS: The need for OCV tolerance is the primary driver for the industry's adoption of robust clock architectures like clock mesh and MSCTS. The path-sharing inherent in these topologies provides a built-in immunity to local variations, which is essential for achieving timing closure in high-performance designs at advanced nodes.<sup>7</sup>

### 7.3 The Interconnect Dominance

A defining characteristic of designs at 7nm and 5nm is that wire delay has come to dominate gate delay.<sup>25</sup> In older nodes, the delay of a path was primarily determined by the logic cells. At advanced nodes, the RC delay of the tiny, highly resistive wires connecting the cells is often the larger component. This has profound implications for CTS and optimization. Simply adding a buffer to drive a long net is no longer a guaranteed fix; the delay of the wire segments leading to and from the buffer can be so large that they negate any benefit from the buffer itself. This reality forces a shift in methodology towards placement-driven optimization, where keeping logically connected cells physically close is paramount. It also reinforces the necessity of hierarchical clocking schemes that use low-resistance upper metal layers to traverse long distances, minimizing the use of high-resistance local interconnects for clock distribution.

# **Section 8: Conclusion and Future Outlook**

Clock Tree Synthesis has evolved from a relatively straightforward process of buffer insertion to a highly complex, multi-objective optimization problem that sits at the nexus of performance, power, reliability, and manufacturability. The design of a modern clock network is a delicate balancing act, navigating the fundamental trade-offs between low skew and low latency, high performance and low power, and small area versus robustness to physical variations.

The methodologies and architectures employed today—from sophisticated clustering algorithms and physically-aware clock gating to hierarchical two-stage distribution networks—are the direct result of decades of innovation driven by the relentless scaling of semiconductor technology. The challenges posed by interconnect dominance, on-chip variation, and electromigration at advanced FinFET nodes have transformed CTS from a purely timing-focused task into a holistic discipline that requires the co-optimization of timing, power, and reliability.

Looking ahead, the challenges are set to intensify. The move towards **3D-ICs**, where multiple dies are stacked vertically, will require the development of novel clocking strategies that can distribute a synchronized clock across dies through Through-Silicon Vias (TSVs), introducing a new dimension of complexity to the balancing problem. The ever-increasing scale and complexity of SoC designs will continue to push the limits of computational efficiency, creating opportunities for the application of **Artificial Intelligence and Machine Learning** (**AI/ML**) in EDA. ML models show promise in more accurately predicting post-CTS timing and congestion early in the flow, enabling more intelligent placement decisions and optimizing the selection of clock tree architectures. Finally, as systems continue to integrate a heterogeneous mix of high-performance processors, low-power controllers, and sensitive analog IP on a single chip, the need for more sophisticated techniques for managing multiple clock domains and ensuring safe and reliable synchronization between them will become even more critical. The clock tree will remain the vital heartbeat of the chip, and its synthesis will continue to be a cornerstone of successful silicon design.

### **Works cited**

- 1. a partitionable clock distribution system for sequential vlsi circuits, accessed September 11, 2025,
  - https://www.hajim.rochester.edu/ece/sites/friedman/papers/ISCAS 86.pdf
- 2. Shallow Clock Tree Pre-Estimation for Designing Clock Tree Synthesizable Verilog RTLs, accessed September 11, 2025, https://www.mdpi.com/2079-9292/12/20/4340

- 3. Clock Tree Synthesis SignOff Semiconductors, accessed September 11, 2025, <a href="https://signoffsemiconductors.com/clock-tree-synthesis-1/">https://signoffsemiconductors.com/clock-tree-synthesis-1/</a>
- 4. CTS (CLOCK TREE SYNTHESIS) VLSI TALKS, accessed September 11, 2025, <a href="https://vlsitalks.com/physical-design/cts/">https://vlsitalks.com/physical-design/cts/</a>
- 5. cts html.pdf
- 6. Clock Tree Synthesis (CTS): The Backbone of Physical Design Cadence Blogs, accessed September 11, 2025, <a href="https://community.cadence.com/cadence\_blogs\_8/b/di/posts/clock-tree-synthesis-cts-the-backbone-of-physical-design">https://community.cadence.com/cadence\_blogs\_8/b/di/posts/clock-tree-synthesis-cts-the-backbone-of-physical-design</a>
- 7. Clock Tree Optimization Methodologies for Power and Latency Reduction, accessed September 11, 2025, <a href="https://www.semiconductor-digest.com/clock-tree-optimization-methodologies-for-power-and-latency-reduction/">https://www.semiconductor-digest.com/clock-tree-optimization-methodologies-for-power-and-latency-reduction/</a>
- 8. An Efficient Timing and Clock Tree Aware Placement Flow with Multibit Flip-Flops for Power Reduction IIITD Repository, accessed September 11, 2025, <a href="https://repository.iiitd.edu.in/xmlui/bitstream/handle/123456789/412/MT14081\_JAISMINE.pdf?sequence=1&isAllowed=y">https://repository.iiitd.edu.in/xmlui/bitstream/handle/123456789/412/MT14081\_JAISMINE.pdf?sequence=1&isAllowed=y</a>
- 9. Synthesis: Timing Constraints & Understanding SDC | by Rana Umar Nadeem | Medium, accessed September 11, 2025, <a href="https://medium.com/@ranaumarnadeem/synthesis-timing-constraints-understanding-sdc-f48195f8df8b">https://medium.com/@ranaumarnadeem/synthesis-timing-constraints-understanding-sdc-f48195f8df8b</a>
- 10. Ultimate Guide: Clock Tree Synthesis AnySilicon, accessed September 11, 2025, https://anysilicon.com/clock-tree-synthesis/
- 11. Clock Tree Power Analysis NTNU Open, accessed September 11, 2025, https://ntnuopen.ntnu.no/ntnu-xmlui/bitstream/handle/11250/2405956/15043\_FUL LTEXT.pdf?sequence=1
- 12. Clock-Latency-Aware Pre-CTS for better Timing Closure in VLSI Design | Request PDF, accessed September 11, 2025, <a href="https://www.researchgate.net/publication/358377286\_Clock-Latency-Aware\_Pre-CTS">https://www.researchgate.net/publication/358377286\_Clock-Latency-Aware\_Pre-CTS</a> for better Timing Closure in VLSI Design
- 13. CTS (PART- I) VLSI- Physical Design For Freshers, accessed September 11, 2025, https://www.physicaldesign4u.com/2020/02/clock-tree-synthesis.html
- 14. Checks To Be Done Before CTS | PDF | Power Inverter | Electrical Engineering Scribd, accessed September 11, 2025, <a href="https://www.scribd.com/presentation/576567120/CTS-02">https://www.scribd.com/presentation/576567120/CTS-02</a>
- 15. Post-Placement Checklist in VLSI Physical Design | by VLSIPD Medium, accessed September 11, 2025, <a href="https://medium.com/@vlsipd4/post-placement-checklist-in-vlsi-physical-design-fc912bd26e29">https://medium.com/@vlsipd4/post-placement-checklist-in-vlsi-physical-design-fc912bd26e29</a>
- 16. Clock Tree Synthesis Part 3: Clock Structures, its Implementation, and Analysing the Results Wix.com, accessed September 11, 2025, <a href="https://vorasaumil.wixsite.com/pdinsight/post/clock-tree-synthesis-part-3-clock-structures-its-implementation-and-analysing-the-results">https://vorasaumil.wixsite.com/pdinsight/post/clock-tree-synthesis-part-3-clock-structures-its-implementation-and-analysing-the-results</a>
- 17. Clock Tree routing Algorithms VLSI- Physical Design For Freshers, accessed September 11, 2025,

- https://www.physicaldesign4u.com/2020/03/clock-tree-routing-algorithms.html
- 18. (PDF) iCTS: Iterative and Hierarchical Clock Tree Synthesis With Skew-Latency-Load Tree, accessed September 11, 2025, <a href="https://www.researchgate.net/publication/389666518">https://www.researchgate.net/publication/389666518</a> iCTS Iterative and Hierarchical Clock Tree Synthesis With Skew-Latency-Load Tree
- 19. High-Performance Clock Routing Based on Recursive Geometric Matching ResearchGate, accessed September 11, 2025, <a href="https://www.researchgate.net/publication/3933854\_High-Performance\_Clock\_Routing\_Based\_on\_Recursive\_Geometric\_Matching">https://www.researchgate.net/publication/3933854\_High-Performance\_Clock\_Routing\_Based\_on\_Recursive\_Geometric\_Matching</a>
- 20. A Method for Synthesizing Ultra-Large-Scale Clock Trees MDPI, accessed September 11, 2025, <a href="https://www.mdpi.com/1999-4893/18/5/249">https://www.mdpi.com/1999-4893/18/5/249</a>
- 21. Clock Power Reduction Using NDR Routing | Semantic Scholar, accessed September 11, 2025, <a href="https://www.semanticscholar.org/paper/Clock-Power-Reduction-Using-NDR-Routing-Alure-Ramavankateswaran/d71517c4a23735503bee87a6701aab89a57e0d0c">https://www.semanticscholar.org/paper/Clock-Power-Reduction-Using-NDR-Routing-Alure-Ramavankateswaran/d71517c4a23735503bee87a6701aab89a57e0d0c</a>
- 22. Placement Aware Clock Gate Cloning and Redistribution Methodology, accessed September 11, 2025, https://mnagabh.wordpress.ncsu.edu/files/2017/11/master.isged .pdf
- 23. Achieving Timing Closure OpenLane Documentation, accessed September 11, 2025, <a href="https://openlane2.readthedocs.io/en/latest/usage/timing\_closure/index.html">https://openlane2.readthedocs.io/en/latest/usage/timing\_closure/index.html</a>
- 24. A Comparative Study on Multisource Clock Network Synthesis, accessed September 11, 2025, <a href="https://sasimi.jp/new/sasimi2016/files/archive/pdf/p141">https://sasimi.jp/new/sasimi2016/files/archive/pdf/p141</a> R2-12.pdf
- 25. 7/5nm Timing Closure Intensifies Semiconductor Engineering, accessed
- September 11, 2025, https://semiengineering.com/timing-closure-intensifies-at-7-5nm/
- 26. Optimizing clock tree distribution in SoCs with multiple clock sinks Embedded, accessed September 11, 2025, <a href="https://www.embedded.com/optimizing-clock-tree-distribution-in-socs-with-multiple-clock-sinks/">https://www.embedded.com/optimizing-clock-tree-distribution-in-socs-with-multiple-clock-sinks/</a>
- 27. LOW POWER CLOCK TREE SYNTHESIS USING CLOCK GATING TECHNIUE IJARTET, accessed September 11, 2025, https://iiartet.com/1927/v3s20alagappa/conference
- 28. The Ultimate Guide to Clock Gating AnySilicon, accessed September 11, 2025, <a href="https://anysilicon.com/the-ultimate-guide-to-clock-gating/">https://anysilicon.com/the-ultimate-guide-to-clock-gating/</a>
- 29. Clock Gating in Synthesis. In modern digital chip design, power... | by Rana Umar Nadeem, accessed September 11, 2025,

  <a href="https://medium.com/@ranaumarnadeem/clock-gating-in-synthesis-c6aaf413074">https://medium.com/@ranaumarnadeem/clock-gating-in-synthesis-c6aaf413074</a>
  <a href="mailto:design">d</a>
- 30. Techniques for Optimizing Power, Performance, and Area (PPA) in Digital Design EA Journals, accessed September 11, 2025, <a href="https://eajournals.org/wp-content/uploads/sites/21/2025/06/Techniques-for-Optimizing-Power.pdf">https://eajournals.org/wp-content/uploads/sites/21/2025/06/Techniques-for-Optimizing-Power.pdf</a>
- 31. Multi-Voltage Domain Clock Mesh Design, accessed September 11, 2025, <a href="https://research.coe.drexel.edu/ece/vlsi/images/d/d9/ICCD">https://research.coe.drexel.edu/ece/vlsi/images/d/d9/ICCD</a> 2012 Can.pdf

- 32. A Clock Tree Synthesis Flow Tailored for Low Power Design And Reuse, accessed September 11, 2025, <a href="https://www.design-reuse.com/article/60407-a-clock-tree-synthesis-flow-tailored-for-low-power/">https://www.design-reuse.com/article/60407-a-clock-tree-synthesis-flow-tailored-for-low-power/</a>
- 33. Synthesis-aware clock analysis and constraints generation EE Times, accessed September 11, 2025, <a href="https://www.eetimes.com/synthesis-aware-clock-analysis-and-constraints-generation/">https://www.eetimes.com/synthesis-aware-clock-analysis-and-constraints-generation/</a>
- 34. SDC Constraints in VLSI | create\_clock Command Explained with Examples | STA Tutorial, accessed September 11, 2025, https://www.youtube.com/watch?v=RgELmzkZJ-0
- 35. Synopsis Design Constraints: SDC Timing Constraints Clock Constraints | PDF | Information And Communications Technology | Electronic Circuits Scribd, accessed September 11, 2025, https://fr.scribd.com/document/544008197/lec9
- 36. Five-Minute Tutorial: Creating a NONDEFAULT Rule Digital Design Cadence Blogs, accessed September 11, 2025, <a href="https://community.cadence.com/cadence\_blogs\_8/b/di/posts/five-minute-tutorial-creating-a-nondefault-rule">https://community.cadence.com/cadence\_blogs\_8/b/di/posts/five-minute-tutorial-creating-a-nondefault-rule</a>
- 37. NDR Analysis. Non Default Rules are a set of rules... | by Annesha Baruah Medium, accessed September 11, 2025, https://medium.com/@anneshabaruah/ndr-analysis-a7eb499e3295
- 38. Smart non-default routing for clock power reduction | Request PDF ResearchGate, accessed September 11, 2025,
  <a href="https://www.researchgate.net/publication/261170272\_Smart\_non-default\_routing\_for\_clock\_power\_reduction">https://www.researchgate.net/publication/261170272\_Smart\_non-default\_routing\_for\_clock\_power\_reduction</a>
- 39. US20220138395A1 Hierarchical clock tree implementation Google Patents, accessed September 11, 2025, <a href="https://patents.google.com/patent/US20220138395A1/en">https://patents.google.com/patent/US20220138395A1/en</a>
- 40. Custom Clock Tree Routing Digital Implementation Cadence Technology Forums, accessed September 11, 2025, <a href="https://community.cadence.com/cadence\_technology\_forums/f/digital-implement\_ation/31237/custom-clock-tree-routing">https://community.cadence.com/cadence\_technology\_forums/f/digital-implement\_ation/31237/custom-clock-tree-routing</a>
- 41. Multi point CTS implementation Digital Implementation Cadence Technology Forums, accessed September 11, 2025, <a href="https://community.cadence.com/cadence\_technology\_forums/f/digital-implementation/27942/multi-point-cts-implementation">https://community.cadence.com/cadence\_technology\_forums/f/digital-implementation/27942/multi-point-cts-implementation</a>
- 42. Basic Sign Off VLSI Begin, accessed September 11, 2025, http://vlsibegin.blogspot.com/p/basic-sign-off.html
- 43. Electromigration-Aware Interconnect Design Department of Electrical and Computer Engineering, accessed September 11, 2025, <a href="http://www.ece.umn.edu/~sachin/conf/ispd19.pdf">http://www.ece.umn.edu/~sachin/conf/ispd19.pdf</a>
- 44. What is Electromigration? How Does It Work? | Synopsys, accessed September 11, 2025, <a href="https://www.synopsys.com/glossary/what-is-electromigration.html">https://www.synopsys.com/glossary/what-is-electromigration.html</a>