



# STA Numericals

Refer to [setup and hold](#) page to view STA basics and some more solved problems.

## Problem 1:

In the following circuit

**Each flip flop has:**

Setup time of 60ps

Hold time of 20ps


Clock-to-Q maximum delay of 70ps

Clock-to-Q minimum delay of 50ps

**Each XOR gate has:**

Propagation delay of 100ps

Contamination delay of 55ps



- If there is no clock skew, what is the maximum operating frequency of this circuit?
- How much clock skew can the circuit tolerate before it might experience a hold time violation?
- Redesign the circuit so that it can be operated at 3GHz frequency. How much clock skew can your circuit tolerate before it might experience a hold time violation?

## Solution

a.

$$T_c \geq T_{pcq} + T_{pd} + T_{setup}$$

**Longest path:**

$$T_c \geq T_{pcq} + 3 \cdot T_{pd} + T_{setup}$$

$$T_c \geq 70 + 3 \cdot 100 + 60 = 430 \text{ ps}$$

$$\text{Max Frequency} = 1/T_c = 2.33 \text{ GHz}$$

b.

$$T_{ccq} + T_{cd} \geq T_{hold} + T_{skew}$$

**Shortest Path:**

$$T_{ccq} + T_{cd} \geq T_{hold} + T_{skew}$$

$$50 + 55 \geq 20 + T_{skew}$$

$$T_{skew} \leq 85 \text{ ps}$$


c.

$$T_c \geq T_{pcq} + 2 \cdot T_{pd} + T_{setup} + T_{skew}$$

$$T_c \geq 330 + T_{skew}$$


$$T_{ccq} + 2T_{cd} \geq T_{hold} + T_{skew}$$

$$T_{skew} \leq 140 \text{ ps}$$



## Problem 2:

Q. Determining the Max. Clock Frequency for a Sequential Circuit.



### Solution

Before starting timing analysis, consider the flow of data in this circuit in response to a rising clock edge, starting at flip-flop A.

1. Following the rising clock edge on Clk, a valid output appears on signal X after  $t_{clk-Q} = 10\text{ ns}$ .
2. A valid output Y appears at the output of inverter F,  $t_{pd} = 5\text{ ns}$  after a valid X arrives at the gate.
3. Signal Y is clocked into flip-flop B on the next rising clock edge. This signal must arrive at least  $t_s = 2\text{ ns}$  before the rising clock edge.


As a result, the minimum clock period,  $T_{min}$  of the circuit is:


$$T_{min} = t_{clk-Q}(A) + t_{pd}(F) + t_s(B) \\ = 10\text{ ns} + 5\text{ ns} + 2\text{ ns} = 17\text{ ns}$$

maximum clock frequency of the circuit is  $1/T_{min} = 1/17\text{ ns} = 58.8\text{ MHz}$

## Problem 3:

Q. Determining the Max. Clock Frequency the Sequential circuit shown below.





In a typical sequential circuit design there are often millions of flip-flop to flip-flop paths that need to be considered in calculating the maximum clock frequency. This frequency must be determined by locating the longest path among all the flip-flop paths in the circuit. For example, consider the circuit shown in above. there are three flip-flop to flip-flop paths (flop A to flop B, flop A to flop C, flop B to flop C), the delay along all three paths are:

$$TAB = t_{\text{clk-Q}}(A) + t_s(B) = 9 \text{ ns} + 2 \text{ ns} = 11 \text{ ns}$$

$$TAC = t_{\text{clk-Q}}(A) + t_{\text{pd}}(Z) + t_s(C) = 9 \text{ ns} + 4 \text{ ns} + 2 \text{ ns} = 15 \text{ ns}$$


$$TBC = t_{\text{clk-Q}}(B) + t_{\text{pd}}(Z) + t_s(C) = 10 \text{ ns} + 4 \text{ ns} + 2 \text{ ns} = 16 \text{ ns}$$

Since the TBC is the largest of the path delays, the minimum clock period for the circuit is  $T_{\text{min}} = 16 \text{ ns}$  and the **maximum clock frequency** is  $1/T_{\text{min}} = 62.5 \text{ MHz}$ .

## Problem 4:

Q. For the circuit given below calculate.

- Maximum clock frequency for reliable operation.
- The amount of clock skew the circuit can tolerate if it needs to operate at 5 Ghz.
- How much clock skew the circuit can tolerate before it experiences a hold time violation?



Flip-Flop (clock-to-q) propagation delay ( $t_{\text{pcq}}$ ) = 35 ps

Flip-Flop (clock-to-q) contamination delay ( $t_{\text{ccq}}$ ) = 20 ps

Flip-Flop data setup time ( $t_s$ ) = 30 ps

Flip-Flop data hold time ( $t_h$ ) = 10 ps

## Solution

a.

Period > (FF propagation delay) + (max combination circuit delay) + (FF Setup time) + (max clock skew)

Period > 35 + (60+20) + 30 + 0 ps

Period > 145 ns

$F < 1/(145 \text{ ps})$   
 $F < 6.8965 \text{ GHz}$

b.

At  $F = 5 \text{ GHz}$  Period =  $1/(5 \text{ GHz}) = 200 \text{ ps}$ .

Max clock skew = Clock period – (FF propagation delay + max combination circuit delay + FF Setup time)

Max clock skew =  $200 - (35 + (60+20) + 30) = 200 - 145 = 55 \text{ ps}$ .

c.

For hold time violation to NOT occur.

Hold time  $\leq$  (FF contamination delay) + (min combinational circuit delay) - (max clock skew)

So hold time will get violated when

Max clock skew > (FF contamination delay) + (min combinational circuit delay) – (Hold Time)

Max clock skew >  $20 + (20+10) - 10$


Max clock skew >  $40 \text{ ps}$

## Problem 5:

Q. For the circuit given below calculate.

a. setup slack

b. hold slack



## Solution

before proceeding with the solution we should know :

setup slack =  $RT_{min}(\text{minimum required time}) - AT_{max}(\text{maximum arrival time})$

where;  $RT_{min} \geq AT_{max}$  to satisfy setup time

Hold Slack =  $AT_{min}(\text{minimum arrival time}) - RT_{max}(\text{maximum arrival time})$

where;  $AT_{max} \geq RT_{min}$  to satisfy hold time

Let's solve this..

**a. Setup Slack**

$$AT_{max} = 2 + 11 + 2 + 9 + 2 + 3 = 29ns$$

$$RT_{min} = 2 + 5 + 2 + 15(\text{here } 15ns \text{ is the time period}) = 24ns$$

$$\text{Setup slack} = AT_{max} - RT_{min} = 24 - 29 = -5ns$$

we can see setup is violating as  $AT_{max}$  is less than  $RT_{min}$ .

**b. Hold Slack**

$$AT_{min} = 1 + 9 + 1 + 6 + 1 - 2(\text{here } T_{hold} \text{ is considered and subtracted}) = 16ns$$

$$RT_{max} = 3 + 9 + 3 = 15ns$$

$$\text{Hold Slack} = AT_{min} - RT_{max} = 16 - 15 = 1ns$$

here  $AT_{max} \geq RT_{min}$  i.e  $16 \geq 15$  (no violation)

---

---

Copyright © 2021

**VLSI BACK-END ADVENTURE**

---