





# Conclusion and Next Steps



### **Taekyung Heo**

Postdoctoral Fellow, School of ECE Georgia Institute of Technology taekyung@gatech.edu


Acknowledgments: William Won (GT), Srinivas Sridharan (Facebook), Sudarshan Srinivasan (Intel)


### Motivation of this Tutorial

- Large model distributed training is an ongoing open-research area
- Many emerging supercomputing systems being designed specifically for this problem!
  - Cerebras CS2
  - Tesla Dojo
  - NVIDIA DGX + Mellanox SHARP switches
  - Intel Habana
  - IBM Blueconnect
  - Facebook Zion
  - •
- Co-design of algorithm and system offers high opportunities for speedup and efficiency

## ASTRA-sim: Status and On-going Development

- ✓ Released
- In progress
- ✓ Supports Data-Parallel, Model-Parallel, Hybrid-Parallel training loops
- ✓ Extensible to more training loops
  - Graph-based input from PyTorch
- ✓ Ring based, Tree-based, AlltoAll based, and multi-phase collectives
- √ Variety of scheduling policies
- ✓ Compute times fed via offline system measurements or compute simulator
- ✓ Various topologies, flow-control, link bandwidth, congestion control
- ✓ Plug-and-play options
  - ✓ Analytical (roofline)
  - Analytical with congestion
  - ✓ Garnet (credit-based)
  - > NS3 (TCP, RDMA)







S. Rashidi et al., "ASTRA-SIM: Enabling SW/HW
Co-Design Exploration for Distributed DL
Training Platforms", ISPASS 2020

S. Rashidi, et al., "Scalable Distributed Training of Recommendation Models: An ASTRA-SIM + NS3 casestudy with TCP/IP transport", Hot Interconnects 2020

## ASTRA-sim: Status and On-going Development

- ✓ Released
- In progress
- ✓ Supports Data-Parallel, Model-Parallel, Hybrid-Parallel training loops
- ✓ Extensible to more training loops
  - Graph-based input from PyTorch
- ✓ Ring based, Tree-based, AlltoAll based, and multi-phase collectives
- √ Variety of scheduling policies
- ✓ Compute times fed via offline system measurements or compute simulator
- ✓ Various topologies, flow-control, link bandwidth, congestion control
- ✓ Plug-and-play options
  - ✓ Analytical (roofline)
  - Analytical with congestion
  - ✓ Garnet (credit-based)
  - ➤ NS3 (TCP, RDMA)







S. Rashidi et al., "ASTRA-SIM: Enabling SW/HW
Co-Design Exploration for Distributed DL
Training Platforms", ISPASS 2020

S. Rashidi, et al., "Scalable Distributed Training of Recommendation Models: An ASTRA-SIM + NS3 casestudy with TCP/IP transport", Hot Interconnects 2020

## Execution-graph-based Workload Layer

- Limitation: ASTRA-sim cannot model complex training loops (pipeline)
- Solution: Run ASTRA-sim with execution graphs





## Execution-graph-based Workload Layer




```
eg = None
if args.eg:
    eg file = f"{out file prefix} eg.json"
    eg = ExecutionGraphObserver()
    eg.register callback(eg file)
                                                     Code
    eg.start()
                                                     modifications
with torch.autograd.profiler.profile(
    args.profile, use_cuda=use_cuda, use_kineto=True, record_shapes=False
    with record_function(f"[param|{run_options['device']//]"):
        benchmark.run()
if eg:
    eg.stop()
    eg.unregister callback()
    logger.info(f"exeution graph: {eg_file}")
```

- PyTorch supports collecting execution graphs
- Requires less than 10 lines of codes


### Execution-graph-based Workload Layer


 We provide a converter to support text input files and any other execution graphs (EGs)



## ASTRA-sim: Status and On-going Development

- ✓ Released
- > In progress
- Supports Data-Parallel, Model-Parallel, Hybrid-Parallel training loops
- Extensible to more training loops
  - Graph-based input from PyTorch
- ✓ Ring based, Tree-based, AlltoAll based, and multi-phase collectives
- Variety of scheduling policies
- ✓ Compute times fed via offline system measurements or compute simulator
- Various topologies, flow-control, link bandwidth, congestion control
- ✓ Plug-and-play options
  - ✓ Analytical (roofline)
  - **Analytical with congestion**
  - Garnet (credit-based)
  - NS3 (TCP, RDMA)





Layer

Layer

Network

Layer

S. Rashidi et al., "ASTRA-SIM: Enabling SW/HW Co-Design Exploration for Distributed DL Training Platforms", ISPASS 2020

**Endpoint Design and Connectivity** 

Hierarchical Fabric Design and Topology

**Network Implementation** 

S. Rashidi, et al., "Scalable Distributed Training of Recommendation Models: An ASTRA-SIM + NS3 casestudy with TCP/IP transport", Hot Interconnects 2020

Messaging/Transport Layer

Design

### **Network Backends**

### Analytical:

- Fastest backend.
- Models a rich set of hierarchical networks.
- Accurate for congestion-less topology/comm patterns.

### Garnet:

- Credit-based flow control modeling.
- Most accurate for NOCs and chiplet-based interconnects.

### Analytical + Congestion Modeling:

- Same as Analytical but performs message-level congestion modeling.
- Expected to model patterns with congestions with 10-20% error rate.

### • NS3:

- Models RDMA over converged ethernet (RoCE) comm protocol.
- Supports several congestion control schemes (DCQCN, HPCC, Timely, etc.).

Tarannum Khan, Saeed Rashidi, Srinivas Sridharan, Pallavi Shurpali, Aditya Akella and Tushar Krishna, "Impact of RoCE Congestion Control Policies on Distributed Training of DNNs". HOTI 2022. <a href="https://arxiv.org/abs/2207.10898">https://arxiv.org/abs/2207.10898</a>

## Contribution and Participation

- The new features will be released soon!
  - Please reach out to us for early access

- ASTRA-sim is open-source!
  - Feel free to raise GitHub issues and contribute via pull-requests

### **Organization Team**


# Contact any/all five of us if any questions



Tushar Krishna
Associate Professor, School of ECE
Georgia Institute of Technology
tushar@ece.gatech.edu



Saeed Rashidi
PhD Student, School of ECE
Georgia Institute of Technology
saeed.rashidi@ece.gatech.edu



Will Won

Ph.D. Student, School of CS
Georgia Institute of Technology
william.won@gatech.edu

### **Presenters**



Taekyung Heo
Postdoctoral Fellow, School of ECE
Georgia Institute of Technology
taekyung@gatech.edu



Research Scientist
Sudarshan Sriniyasan
Research Scientist, Intel
Ssrinivas@fb.com

# Collaborators and Contributors

### **Sudarshan Srinivasan**

Research Scientist, Intel

#### **Tarannum Khan**

Graduate Student, CS UT Austin

### **Aditya Akella**

Professor, CS UT Austin

### Thank you!