





Demo 3: Advanced ASTRA-sim Topics



William Won

Ph.D. Student, School of Computer Science Georgia Institute of Technology william.won@gatech.edu

Acknowledgments: Srinivas Sridharan (Meta), Sudarshan Srinivasan (Intel)

Objective

- Enabling intra/inter-dimensional scheduling
 - Using Themis scheduler
- Compiling and using different network backends
 - Congestion-aware network backend
 - (Garnet network backend)

Themis Scheduler

Cite ISCA Paper

- Change system layer: themis and SCF
- Use 4D topology with ½ BW each level

• Use with or without themis, compare the result

Compiling ASTRA-sim with Congestion Backend

Compile ASTRA-sim with congestion-aware analytical backend

\$./build_congestion.sh

Exercise 3-1: Running topology-unware collective

Objective:

- (1) We will 1 GB All-Reduce on a 64-NPU Switch
- (2) Using **Direct All-Reduce** algorithm
- (3) And compare the result

Configurations: Network

inputs/network/switch_analytical.json

Configurations: Network

inputs/network/switch_congestion.yml

```
topology: Switch, Switch topology
```

npus_count: 64, 64 NPUs

bandwidth": [50], 50GB/s link bandwidth

latency": [500], ← 500ns link latency

Configurations: System

```
inputs/system/direct.txt
scheduling-policy: LIFO
endpoint-delay: 10
active-chunks-per-dimension: 1
preferred-dataset-splits: 4
boost-mode: 0
                                                   ring All-Reduce Algorithm
all-reduce-implementation: direct 	
all-gather-implementation: direct
reduce-scatter-implementation: direct
all-to-all-implementation: direct
collective-optimization: localBWAware
```

Running Experiment

- Objective: Running
 - 1 GB All-Reduce
 - On 64-NPU Switch
 - Using Direct All-Reduce Algorithm

Understanding Results

result 3-2/tutorial result.csv

Name	Total Time (us)	Compute Time (us)	Exposed Communication Time (us)
analytical	633.217	0	633.217
congestion	40008.217	0	40008.217

• Add