


## ATMega328 Timers: Clear Timer on Match Compare (CTC) Mode

# Timer0 : Clear Timer on Match Compare (CTC)

Figure 15-3. Output Compare Unit, Block Diagram



Source: Microchip

# Timer0 : Clear Timer on Match Compare Mode (CTC)

- Counts for every tick until **reaches** the value in the compare register (**OCR0A**)
- ATMEGA328P offers two compare registers.
- After match (**OCR0A**) the **count (TCNT0)** is **cleared** and starts again at zero.

## OCR0A – Output Compare Register A

Bit	7	6	5	4	3	2	1	0	
0x27 (0x47)	OCR0A[7:0]								OCR0A
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

## OCR0B – Output Compare Register B

Bit	7	6	5	4	3	2	1	0	
0x28 (0x48)	OCR0B[7:0]								OCR0B
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

# Timer0 : Clear Timer on Match Compare Mode (CTC)

## ➤ To enable the CTC mode:

### TCCR0A – Timer/Counter Control Register A

Bit	7	6	5	4	3	2	1	0
0x24 (0x44)	COM0A1	COM0A0	COM0B1	COM0B0	–	–	WGM01	WGM00
Read/Write	R/W	R/W	R/W	R/W	R	R	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

### TCCR0B – Timer/Counter Control Register B

Bit	7	6	5	4	3	2	1	0
0x25 (0x45)	FOC0A	FOC0B	–	–	WGM02	CS02	CS01	CS00
Read/Write	W	W	R	R	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

Table 15-8. Waveform Generation Mode Bit Description

	Mode	WGM02	WGM01	WGM00	Timer/Counter Mode of Operation	TOP	Update of OCRx at	TOV Flag Set on <sup>(1)(2)</sup>
Normal	0	0	0	0	Normal	0xFF	Immediate	MAX
	1	0	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM
CTC	2	0	1	0	CTC	OCRA	Immediate	MAX
	3	0	1	1	Fast PWM	0xFF	BOTTOM	MAX
	4	1	0	0	Reserved	–	–	–
	5	1	0	1	PWM, Phase Correct	OCRA	TOP	BOTTOM
	6	1	1	0	Reserved	–	–	–
	7	1	1	1	Fast PWM	OCRA	BOTTOM	TOP

- Notes: 1. MAX = 0xFF  
2. BOTTOM = 0x00

Source: Microchip

# Timer0 : Clear Timer on Match Compare (CTC)

➤ Two choices when a match compare occurs:

1) **Interrupt Notification**: Output Compare Flag → '1'

## TIFR0 – Timer/Counter 0 Interrupt Flag Register

Flags for polling or...

Bit	7	6	5	4	3	2	1	0	
0x15 (0x35)	–	–	–	–	–	OCF0B	OCF0A	TOV0	TIFR0
Read/Write	R	R	R	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

## TIMSK0 – Timer/Counter Interrupt Mask Register

Enable interrupt

Bit	7	6	5	4	3	2	1	0	
(0x6E)	–	–	–	–	–	OCIE0B	OCIE0A	TOIE0	TIMSK0
Read/Write	R	R	R	R	R	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

2) **Automatic Reaction on Events (Hardware CTC)**: Related output pins can be configured to be set, cleared, or toggled automatically on a compare match.

# Timer0 : Clear Timer on Match Compare (CTC)

## 2) Automatic Reaction on Events (Hardware CTC):

- Non-PWM mode: Toggle, clear and set on pins OC0A or OC0B
- PWM Mode:
  - Fast PWM
  - Phase correct PWM

### TCCR0A – Timer/Counter Control Register A

Bit	7	6	5	4	3	2	1	0
0x24 (0x44)	COM0A1	COM0A0	COM0B1	COM0B0	–	–	WGM01	WGM00
Read/Write	R/W	R/W	R/W	R/W	R	R	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

A similar table to compare with OCR0B


Table 15-2. Compare Output Mode, non-PWM Mode

COM0A1	COM0A0	Description
0	0	Normal port operation, OC0A disconnected.
0	1	Toggle OC0A on Compare Match
1	0	Clear OC0A on Compare Match
1	1	Set OC0A on Compare Match

Set pin OC0A as output

# Timer0 : Clear Timer on Match Compare (CTC)

Figure 15-3. Output Compare Unit, Block Diagram



Source: Microchip

# Timer0 : Clear Timer on Match Compare (CTC)

**OUTPUT COMPARE PINS** → In Arduino board marked with “ ~ ”

(PCINT14/RESET) PC6	1	28	PC5 (ADC5/SCL/PCINT13)
(PCINT16/RXD) PD0	2	27	PC4 (ADC4/SDA/PCINT12)
(PCINT17/TXD) PD1	3	26	PC3 (ADC3/PCINT11)
(PCINT18/INT0) PD2	4	25	PC2 (ADC2/PCINT10)
(PCINT19/ <u>OC2B</u> /INT1) PD3	5	24	PC1 (ADC1/PCINT9)
(PCINT20/XCK/T0) PD4	6	23	PC0 (ADC0/PCINT8)
VCC	7	22	GND
GND	8	21	AREF
(PCINT6/XTAL1/TOSC1) PB6	9	20	AVCC
(PCINT7/XTAL2/TOSC2) PB7	10	19	PB5 (SCK/PCINT5)
(PCINT21/ <u>OC0B</u> /T1) PD5	11	18	PB4 (MISO/PCINT4)
(PCINT22/ <u>OC0A</u> /AIN0) PD6	12	17	PB3 (MOSI/ <u>OC2A</u> /PCINT3)
(PCINT23/AIN1) PD7	13	16	PB2 ( <u>SS</u> / <u>OC1B</u> /PCINT2)
(PCINT0/CLKO/ICP1) PB0	14	15	PB1 ( <u>OC1A</u> /PCINT1)

— TIMER0

— TIMER1

— TIMER2



# Timer0: Hardware CTC Mode – Blinking LED – 12.8 ms

```
#include <avr/io.h>
```

$$200 \text{ ticks} * (1 / (16\text{MHz}/1024)) = 12.800 \text{ us} = 12,8 \text{ ms}$$

```
int main(void) {
```

```
//set PD6 as output. PD6/OC0A (Hardware waveform)
```

```
DDRD |= (1 << DDD6);
```

Prescaler

```
TCNT0 = 0; // Initialize counter (first time)
```

```
OCR0A = 200; // Set number of ticks for comparing
```

```
TCCR0A |= (1 << WGM01); // Mode CTC on OCR0A
```

```
TCCR0A |= (1 << COM0A0); // Set Toggle for pin OC0A when  
// Compare Match.
```

```
// set prescaler to 1024 and start the timer
```

```
TCCR0B |= (1 << CS02) | (1 << CS00);
```

```
while (1) {
```


```
// do nothing
```

```
}
```

```
}
```

That's all we need to do! **No** need to check any **flag** bit, no need to attend to **any interrupts**, nothing...

# Timer0: Hardware CTC Mode – Output waveform (OC0A)



Only the **frequency** of the waveform in output Ocnx **can be modified** but not the duty. For this reason CTC is not suitable to provide a PWM.