
# ATMega328 Timers: Clear Timer on Match Compare (CTC) Mode





- Counts for every tick until reaches the value in the compare register (OCROA)
- > ATMEGA328P offers two compare registers.
- ➤ After match (OCROA) the count (TCNTO) is cleared and starts again at zero.

#### OCR0A – Output Compare Register A

Bit	7	6	5	4	3	2	1	0	_
0x27 (0x47)				OCR0	A[7:0]				OCR0A
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

#### OCR0B – Output Compare Register B

Bit	7	6	5	4	3	2	1	0	_
0x28 (0x48)				OCR0	3 <del>[7:</del> 0]				OCR0B
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	



### > To enable the CTC mode:

**Normal** 

CTC

#### TCCR0A - Timer/Counter Control Register A

Bit	7	6	5	4	3	2	1	0	
0x24 (0x44)	COM0A1	сомод	сомов1	сомов0	-	_	WGM01	WGM00	
Read/Write	R/W	R/W	R/W	R/W	R	R	R/W	R/W	
1	-	-	-	-	-	-	-	0	

#### TCCR0B - Timer/Counter Control Register B

Bit	7	6	5	4	3	2	1	0
0x25 (0x45)	FOC0A	FOC0B	_	_	WGM02	CS02	CS01	CS00
Read/Write	W	W	R	R	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

Table 15-8. Waveform Generation Mode Bit Description

Mode	WGM02	WGM01	WGM00	Timer/Counter Mode of Operation	ТОР	Update of OCRx at	TOV Flag Set on <sup>(1)(2)</sup>
0	0	0	0	Normal	0xFF	Immediate	MAX
1	0	0	1	PWM, Phase Correct	0xFF	TOP	воттом
2	0	1	0	СТС	OCRA	Immediate	MAX
3	0	1	1	Fast PWM	0xFF	BOTTOM	MAX
4	1	0	0	Reserved	_	-	_
5	1	0	1	PWM, Phase Correct	OCRA	TOP	воттом
6	1	1	0	Reserved	_	_	-
7	1	1	1	Fast PWM	OCRA	воттом	TOP


Notes: 1. MAX = 0xFF

2. BOTTOM = 0x00



Source: Microchip

- > Two choices when a match compare occurs:
- 1) Interrupt Notification: Output Compare Flag → '1'



2) Automatic Reaction on Events (Hardware CTC): Related output pins can be configured to be set, cleared, or toggled automatically on a compare match.

## 2) Automatic Reaction on Events (Hardware CTC):

- Non-PWM mode: Toggle, clear and set on pins OC0A or OC0B
- PWM Mode:
  - Fast PWM
  - Phase correct PWM

#### TCCR0A - Timer/Counter Control Register A






Table 15-2. ✓ Compare Output Mode, non-PWM Mode

COM0A1	COM0A0	Description					
0	0	Normal port operation, OC0A disconnected.					
0	1	Toggle OC0A on Compare Match					
1	0	Clear OC0A on Compare Match	Set pin OCOA as output				
1	1	Set OC0A on Compare Match					









## Timer0: Hardware CTC Mode – Blinking LED – 12.8 ms

```
#include <avr/io.h>
                                   200 ticks * (1/ (16MHz/1024)) =
                                        12.800 us = 12,8 ms
int main(void) {
//set PD6 as output. PD6/OCOA (Hardware waveform)
 DDRD \mid = (1 \ll DDD6);
                                                          Prescaler
TCNT0 = 0; // Initialize counter (first time)
OCROA = 200; // Set number of ticks for comparing
TCCR0A = (1 \ll WGM01); // Mode CTC on OCR0A
TCCR0A |= (1 << COM0A0); // Set Toggle for pin OC0A when
                              // Compare Match.
// set prescaler to 1024 and start the timer
TCCR0B = (1 << CS02) + (1 << CS00);
while (1) {
// do nothing
                   That's all we need to do! No need to check any flag bit, no
                        need to attend to any interrupts, nothing...
```

## Timer0: Hardware CTC Mode – Output waveform (OCOA)

