

Serial Communication

Basics of Serial Communication


Serial	Parallel
1 bit a time	1 byte a time
Long range	Short range (into PC)
One wire	More tan one wire (Bus)
Synchronization → CLK*	
Protocolos: CAN, ETHERNET, I2C, SPI, RS232, USB, 1-Wire, SATA	Protocolos: ISA, ATA, SCSI, PCI and IEEE-488








USART: Types of communication, standars






USART: Transmission Modes





USART: Asynchronous Communication Rules

Not have an external clock signal, and it relies on four parameters namely





No.of bits transmitted per second from sender to receiver.

Rule 1: Baud Rate




7 bit data sent from sender to receiver.

Rule 2: Data length selection



Rule 3: Synchronization



Start bit - Indicated by ZERO

Stop bit - Indicated by ONE


Rule 4: Error Checking

Parity bit is '1' for even number of binary ones and '0' for odd number of binary ones. According to rule 3 it is set to 1.

Fuente: Codrey Electronics




USART: Asynchronous Serial Frame




- For every byte of data transmitted, → 7-13 bits being sent
- 9600 bits per second / 10-bits frame →
 960 "8-bit data" per second.



USART: Asynchronous Serial Hardware (USART)



USART: Asynchronous Timing diagram (USART)



Example: 9.600 bit per second (bps) \rightarrow 1 bit 104 us



USART ATMega 328p

USART ATMega328: Features


20. USARTO


20.1 Features

- Full Duplex Operation (Independent Serial Receive and Transmit Registers)
- Asynchronous or Synchronous Operation
- Master or Slave Clocked Synchronous Operation
- High Resolution Baud Rate Generator
- Supports Serial Frames with 5, 6, 7, 8, or 9 Data Bits and 1 or 2 Stop Bits
- Odd or Even Parity Generation and Parity Check Supported by Hardware
- Data OverRun Detection
- Framing Error Detection
- Noise Filtering Includes False Start Bit Detection and Digital Low Pass Filter
- Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete
- Multi-processor Communication Mode
- Double Speed Asynchronous Communication Mode




Atmega328





Source: "The AVR microcontroller and embedded system". M.Ali Mazidi, S.Naimi

USART ATMega328: Block diagram






USART ATMega 328p: Initialization

1. Set the BAUDRATE (Register UBRRO)


UBRRnL and UBRRnH - USART Baud Rate Registers



☐ 12-bit register which contains the USART baud rate.

1. Set the BAUDRATE (Register UBRRO)

Bit



CLK TX \rightarrow 9.600 bps \rightarrow 9.600 Hz

CLK RX
$$\rightarrow$$
 16 samples for each bit \rightarrow 9.600Hz * 16 = 153.600 Hz

To achieve 153.000 Hz from 16 MHz it must be divided by a factor...

Factor (UBRR) =
$$16.000.000$$
Hz/ 153.000 Hz = 104

As the count start in 0, the value to be written in UBBR is 103.

Arduino Uno Fosc = 16MHz

It is a frequency divider or prescaler


$$UBRRn = \frac{f_{OSC}}{16BAUD} - 1$$

Table 20-7. Examples of UBRRn Settings for Commonly Used Oscillator Frequencies (Continued)


	į	f _{osc} = 16.	0000MHz		f _{osc} = 18.4320MHz				f _{osc} = 20.0000MHz			
Baud Rate	U2Xn = 0		U2Xn = 1		U2Xn = 0		U2Xn = 1		U2Xn = 0		U2Xn = 1	
(bps)	UBRRn	Error	UBRRn	Error	UBRRn	Error	UBRRn	Error	UBRRn	Error	UBRRn	Error
2400	416	-0.1%	832	0.0%	479	0.0%	959	0.0%	520	0.0%	1041	0.0%
4800	207	0.2%	416	-0.1%	239	0.0%	479	0.0%	259	0.2%	520	0.0%
9600	103	0.2%	207	0.2%	119	0.0%	239	0.0%	129	0.2%	259	0.2%
14.4k	68	0.6%	138	-0.1%	79	0.0%	159	0.0%	86	-0.2%	173	-0.2%
19.2k	51	0.2%	103	0.2%	59	0.0%	119	0.0%	64	0.2%	129	0.2%
28.8k	34	-0.8%	68	0.6%	39	0.0%	79	0.0%	42	0.9%	86	-0.2%
38.4k	25	0.2%	51	0.2%	29	0.0%	59	0.0%	32	-1.4%	64	0.2%
57.6k	16	2.1%	34	-0.8%	19	0.0%	39	0.0%	21	-1.4%	42	0.9%
76.8k	12	0.2%	25	0.2%	14	0.0%	29	0.0%	15	1.7%	32	-1.4%
115.2k	8	-3.5%	16	2.1%	9	0.0%	19	0.0%	10	-1.4%	21	-1.4%
230.4k	3	8.5%	8	-3.5%	4	0.0%	9	0.0%	4	8.5%	10	-1.4%
250k	3	0.0%	7	0.0%	4	-7.8%	8	2.4%	4	0.0%	9	0.0%
0.5M	1	0.0%	3	0.0%	_	_	4	-7.8%	_	_	4	0.0%
1M	0	0.0%	1	0.0%	_	-	_	-	-	-	_	-
Max. (1)	1Mbps		2Mb	ps	1.152	Mbps	2.304	/lbps	1.25N	lbps	2.5M	bps

^{1.} UBRRn = 0, Error = 0.0%











3. Modes (UCSROC)





Table 20-8. UMSELn Bits Settings

UMSELn1	UMSELn0	Mode	
0	0	Asynchronous USART	
0	1	Synchronous USART	
1	0	(Reserved)	
1	1	Master SPI (MSPIM) ⁽¹⁾	

4. Frame format (UCSROC)

Figure 20-4. Frame Formats



St Start bit, always low.

(n) Data bits (0 to 8).

P Parity bit. Can be odd or even.

Sp Stop bit, always high.

IDLE No transfers on the communication line (RxDn or TxDn). An IDLE line must be

high.

4. Frame format (UCSROC) - Parity




Table 20-9. UPMn Bits Settings

UPMn1	UPMn0	Parity Mode
0	0	Disabled
0	1	Reserved
1	0	Enabled, Even Parity
1	1	Enabled, Odd Parity

4. Frame format (UCSROC) – Data and bit-stop





Table 20-11. UCSZn Bits Settings

	UCSZn2	UCSZn1	UCSZn0	Character Size
Belongs to	0	0	0	5-bit
UCSROB	0	0	1	6-bit
	0	1	0	7-bit
	0	1	1	8-bit
	1	0	0	Reserved
	1	0	1	Reserved
·	1	1	0	Reserved
	1	1	1	9-bit

USART ATMega328: UDR Register



Source: The AVR microcontroller and embedded systems



USART ATMega328: Initialization

1.- Set baudrate (UBRROH and UBRROL)

103₁₀=0000 1100 1110 UBRRO-H UBRRO-L

- 2.- Enable transmission (TXEN in UCSROB)
- 3.- Set mode and speed (UCSROA)

Asynchronous - normal


4.- Set data frame (UCSROC)

9600 8N1



USART ATMega 328p: Data transmission by polling (TX)

TX/RX data register (UDR0)




- ☐ RX and TX data share the same register at the same address
- ☐ When the TX has finished (register empty) UDREn Flag in UCSRnA is set to '1' (UCSROA for ATMEGA328)

Bit	7	6	5	4	3	2	1	0	_
	RXCn	TXCn	UDREn	FEn	DORn	UPEn	U2Xn	MPCMn	UCSRnA
Read/Write	R	R/W	R	R	R	R	R/W	R/W	'
Initial Value	0	0	1	0	0	0	0	0	

- ☐ If TX is enabled, the character written in the register is transmitted starting by the LSB.
- ☐ While the char is being transmited, UDREn Flag keeps to '0'.

USART ATMega328: Data transmission (Polling)

5.- If UDRE0='1' (UCSROA) → Write data (UDRO)



```
void USART0_putchar (char data )
{
// 1.(Polling) Wait for empty transmit
register
```

// 2. Write "data" in register for sending a
character
}



USART ATMega 328p: Data reception by polling (RX)

USART ATMega328: Data reception (Polling)

Bit	7	6	5	4	3	2	1	0	_
	RXCn	TXCn	UDREn	FEn	DORn	UPEn	U2Xn	MPCMn	UCSRnA
Read/Write	R	R/W	R	R	R	R	R/W	R/W	•
Initial Value	0	0	1	0	0	0	0	0	

RXCO is asserted when the last bit of the character has been received in the UDRO register. Once the register has been read, RXCO is cleared.


```
char USARTO_getchar( void )
{
  // 1. Wait for data to be received
    -- Check if RXCO bit is '1'
  // 2. Get and return received data from buffer
}

9600 8N1
```

USART ATMega 328p: Data transmission by interrupts (TX)

USART: Data transmission (Interrupt)

- 1.- Initialize USART
- 2.- Enable TX interrupt (UDRIEO in UCSROB)



3.- Enable global interrupts in main() \rightarrow sei ();

USART ATMega328: Data transmission (Interrupt-UDRE)

```
ISR (USARTO UDRE vect)
     if (anything)
         UDR0 = data;
     else
       <Disable Interrupt>
                            Timer/Counter0 Overflow
                                                      TIMERO OVF vect
                            SPI Serial Transfer Complete
                                                      SPI_STC_vect
                            USART Rx Complete
                                                      USART RX vect
                            USART Data Register Empty
              20
                                                      USART_UDRE_vec
```



USART ATMega328: Data transmission (Interrupt-TXC)


```
ISR (USARTO TX vect)
     if
        UDR0 = data;
     else
      <Disable Interrupt>
            19
                          USART Rx Complete
                                                    USART_RX_vect
            20
                          USART Data Register Empty
                                                    USART UDRE vect
                          USART Tx Complete
            21
                                                    USART_TX_vect
```



USART ATMega 328p: Data reception by interrupts (RX)

USART ATMega328: Data reception (Interrupt)

- Enable RX interrupt



Enable global interrupt sei();

```
// Enable reception interrupt
ISR (USARTO RX vect)
   uint 8 ReceivedByte;
   ReceivedByte = UDR0;
   // Echo back the received byte back to the computer
   UDR0 = ReceivedByte;
   // If TX is enabled, when UDRO register is written,
   the character is sent.
```

USART ATMega328: More features...

- Parity
- Errors
- Synchronous
- Double speed
- Etc.

Datasheet (ATmega328)

