


## **Lab\_5. Designing Finite State Machines (FSM) in VHDL**

## 5.1. Debounce circuit

## Debounce circuit


A one-cycle pulse is sent by the "edge detector" every time a "01" sequence is detected. However, following sequences could be detected because of the bouncing in the push button.

(An example is shown in the below image.)




# Debounce circuit

PROBLEM: the edge-detector circuit could not be enough. The image below shows four sequences detected.



## Debounce circuit

SOLUTION: To disable the edge-detector circuit as long as necessary to avoid reading new sequences coming from the bouncing in the push button.




# Debounce circuit

## Project 28 : Debounce circuit with TIMER of 300ms


Project name: "P28\_FSM\_EDGE\_DETECTOR"

File name: "FSM\_DEBOUNCE\_TIMER.vhd"



# Debounce circuit

## Project 28 : Debounce circuit by using FSM




FSM stays here as many cycles as the generic TIME specifies

This state lasts one clock-cycle

## Debounce circuit

### Project 28 : Debounce circuit with TIMER of 300ms


Add a testbench to check the right performance. To mimic the bouncing effect obtained when the button is pressed, assert the input "PUSH\_i" several times in a row.





# Debounce circuit

Name	Value
RST_i	0
CLK_i	1
PUSH_i	0
PULSE_o	0
NEXT_STATE	S0



PUSH is delayed one clock-cycle

Name	Value
CLK_i	1
RST_i	0
PUSH_i	1
PULSE_o	0
NEXT...TATE	S_WAIT

