# Describing circuits with VHDL

#### **OBJECTIVES**

- Designing a VHDL module:
  - Entity
  - Architecture
  - Libraries
- Declaring and using the object "Signal"
- Working with composite types STD\_LOGIC\_VECTOR
- Complex designs: Structural description
- Arithmetic operations: Types Signed y Unsigned



# Describing a digital circuit (Old-fashion style)

# Two-inputs multiplexer.


Truth table

Entradas Salida


Boolean expression

Logic gates circuit

$$Y = A^*sel + B *sel$$








#### **Concurrent Statements**

- > Assignment
  - √ <u>Simple or unconditional</u> ( <=)
    </p>
  - √ Conditional (when-else)
  - √ Selected (with –select- when)
- Process

## **Sequential Statements (inside a process)**


- Signal simple assignment
- Control structures
  - √ If-then-else
  - √ case





Project\_04. Designing a two-inputs multiplexer (MUX2\_1bit).

**Entidad** 





Project\_04. Designing a two-inputs multiplexer (MUX2\_1bit).

- VHDL allows a natural description of the circuit
- Boolean equations are no needed

```
A_i
B_i
SEL_i
```

```
architecture behavioral of MUX2 is
begin
    -- Multiplexer description by means of
    -- a conditional concurrent assignment statement
    Y_o <= A_i when SEL_i = '0' else B_i;
end behavioral;</pre>
```



Project\_04. Designing a two-inputs multiplexer (MUX2\_1bit).

Now, in order to test the described circuit:

1. A constraints file (XDC) should be added:


- Data inputs: A\_i and B\_i → Two switches

- Select input: Sel\_i → One pushbutton

- Data output: Y o → One LED

- 2. Run the **synthesis** and **implementation** processes
- 3. Generate the **bitstream** file and programm the FPGA
- 4. Check that the circuit behaviours as you expected






### Project\_04. Multiplexor, "MUX2".

Now, add a new file to this Project.

Parameterized hardware will be constructed by means a "generic". The data ports size will be modified to achieve a reusable code.

In the new file declare A\_i, B\_i and Y\_o as bus type.





Project\_04. Multiplexor, "MUX2".

Set the generic with a initial value 2



Project\_04. Multiplexor, "MUX2".


```
architecture behavioral of MUX2 is
begin
-- A description with a process
                                                The sensitivity list must
 process (A i,B i,SEL i)
                                                include all the input
        begin
                                                ports. (VHDL'93)
                 if Sel='0' then
                          Y \circ \leq A i;
                                                Sequential statements
                 else
                                                look like a high level
                          Y \circ \leq B i;
                                                language as C
                 end if;
 end process;
                                - Staments are executed sequentially in a
end behavioral;
                                process
                                - A process runs concurrently with other
                                processes
```




### Project\_04. Multiplexor, "MUX2"

A project has one top module that is the root of the design hierarchy for the purpose of synthesis and implementation.

"Set as a Top" the new file by means of its contextual menu.









8. Open the previously added XDC file and notice the arrays syntax

```
##Switches
#set property -dict { PACKAGE PIN J15
                                        IOSTANDARD LVCMOS33 } [get ports { SW[0] }]; #IO L24N T3 RS0 15 Sch=sw[0]
                                        IOSTANDARD LVCMOS33 } [get ports { SW[1]
                                                                                 }]; #IO L3N TO DQS EMCCLK 14 Sch=sw[1]
                                        IOSTANDARD LVCMOS33 } [get ports { SW[2] }]; #IO L6N T0 D08 VREF 14 Sch=sw[2]
#set property -dict { PACKAGE PIN R15
                                       IOSTANDARD LVCMOS33 } [get ports { SW[3] }]; #IO L13N T2 MRCC 14 Sch=sw[3]
                     PACKAGE PIN R17
                                        IOSTANDARD LVCMOS33 } [get ports { SW[4] }]; #IO L12N T1 MRCC 14 Sch=sw[4]
                     PACKAGE PIN T18
                                        IOSTANDARD LVCMOS33 } [get ports { SW[5] }]; #IO L7N T1 D10 14 Sch=sw[5]
#set property -dict {
                                        IOSTANDARD LVCMOS33 } [get ports { SW[6] }]; #IO L17N T2 A13 D29 14 Sch=sw[6]
                                        IOSTANDARD LVCMOS33 } [get ports { SW[7] }]; #IO L5N T0 D07 14 Sch=sw[7]
#set property -dict {
#set property -dict { PACKAGE PIN T8
                                                              [get ports { SW[8] }]; #IO L24N T3 34 Sch=sw[8]
#set property -dict { PACKAGE PIN U8
                                        IOSTANDARD LVCMOS18 } [get ports { SW[9] }]; #IO 25 34 Sch=sw[9]
                     PACKAGE PIN R16
                                        IOSTANDARD LVCMOS33 } [get ports { SW[10] }]; #IO L15P T2 DQS RDWR B 14 Sch=sw[10]
#set property -dict {
                                        IOSTANDARD LVCMOS33 } [get ports { SW[11]
                                                                                      #IO L23P T3 A03 D19 14 Sch=sw[11]
#set property -dict
#set property -dict { PACKAGE PIN H6
                                        IOSTANDARD LVCMOS33 } [get ports { SW[12] }]; #IO L24P T3 35 Sch=sw[12]
#set property -dict { PACKAGE PIN U12
                                                              [get ports { SW[13] }]; #IO L20P T3 A08 D24 14 Sch=sw[13]
#set property -dict { PACKAGE PIN Ull
                                        IOSTANDARD LVCMOS33 } [get ports { SW[14] }]; #IO L19N T3 A09 D25 VREF 14 Sch=sw[14]
#set property -dict { PACKAGE PIN V10
                                        IOSTANDARD LVCMOS33 } [get ports { SW[15] }]; #IO L21P T3 DQS 14 Sch=sw[15]
                                                           Port's name
                                                                                            Port's index
```

9. Is the circuit working as expected? Check it on Nexys4



1. 3. Suggested exercises

Describe a 2 to 4 DECODER with a high-level ENABLE.


Projects's name: Project\_05
Module's name: DEC\_2to4

Port's name and resources on NEXYS4

- A\_i (1:0) → Switches

- ENA\_i → Push button

- Z\_o (3:0) → LEDs



Enable	Inputs		Outputs				
ENA_i	A_i(1) A	A_i(1) A_i(0)		Z_o(3) Z_o(2) Z_o(1) Z_o(0)			
0	X	Х	0	0	0	0	
1	0	0	0	0	0	1	
1	0	1	0	0	1	0	
1	1	0	0	1	0	0	
1	1	1	1	0	0	0	



2. Describe a 1-bit FULL ADDER. Use the boolean expression to describe the architecture:

```
SUM_o = (A_i xor B_i) xor CARRY_i

Carry_o = (A_i and B_i) or (A_i and CARRY_i) or (B_i and CARRY_i)

Projects's name: Project_06

Module's name: FULL_ADDER

Port's name and resources on NEXYS4

- A_i → Switch

- B_i → Switch

- CARRY_i → Switch

- CARRY_i → Switch
```



3. Describe a generic 4-to-1 Multiplexer

Projects's name: Project\_07


Module's name: MUX4
Generic's name: WIDTH

Port's name and resources on NEXYS4

- Inputs : A\_i, B\_i, C\_i, D\_i (WIDTH-1:0) → Switches


- Outputs Z\_o (WIDTH-1:0) → 2 LED

- Input **SEL\_i (1:0)** → Two pushbuttons






# 7-segment display






## 7-segment display









4. Design a circuit to show a number according to the hexadecimal value by means of four switches. Two additional switches should allow choosing among the 4 rightmost displays.

Projects's name: Project\_08
Module's name: DISP7SEG

Port's name and resources on NEXYS4:


- Inputs : BINARY\_i, DISPLAY\_i→ Switches

Outputs: CATHODE\_o (6:0) → 7-segment display Cathodes
 ANODE o (7:0) → 7-segment display Anodes

#### Notes:


- Firstly, draw the black-box corresponding to the Entity
- Only concurrent staments should be used
- Get help from the template editor (Following slide)





1.4. Structural design


Project\_09. (SHOW\_DATA). Design a circuit to display a data selected by a MUX onto a 7-segment display and in a set of LED set. The data width is 4. Notice that the SEL\_i input only chooses what input be shown, not the display to show it. Only the right-most display will be used.





Project\_09. (SHOW\_DATA). Design a circuit to display a data selected by a MUX onto a 7-segment display and in a set of LED. The data width is 4.

**Step 1.** Draw a black-box to depicte the entity.





Project\_09. Design a circuit to display a data selected by a MUX onto a 7-segment display and in a set of LED. The data width is 4. (SHOW\_DATA)


# **Step 1**. By means VHDL describe the entity

```
entity SHOW_DATA is
generic (WIDTH_TOP: integer:=4);
Port ( A_i : in STD_LOGIC_VECTOR (WIDTH_TOP-1 downto 0);
        B_i : in STD_LOGIC_VECTOR (WIDTH_TOP-1 downto 0);
        SEL_O : in STD_LOGIC;
        CATHODE_o : out STD_LOGIC_VECTOR (6 downto 0);
        ANODE_O : out STD_LOGIC_VECTOR (3 downto 0);
        LED_o : out STD_LOGIC_VECTOR (WIDTH_TOP-1 downto 0));
        end SHOW_DATA;
```



# **Step 2.** Add the modules to reuse in the top design:

- MUX2
- DISP7SEG



**Step 3.** Declare the added modules as components in the SHOW\_DATA architecture.

The modules to reuse must be declare as components in the architecture of the top level module, i.e. "SHOW\_DATA", between "architecture" and "begin" words.

```
architecture Behavioral of SHOW DATA is
 -- List of components
 component MUX2
     generic(width: integer:=2);
     Port ( A i : in STD LOGIC VECTOR (width-1 downto 0);
            B i : in STD LOGIC VECTOR (width-1 downto 0);
            SEL i : in STD LOGIC;
            Y o : out STD LOGIC VECTOR (width-1 downto 0));
 end component;
 entity DISP7SEG is
     Port ( BINARY i : in STD LOGIC VECTOR (3 downto 0);
            DISPLAY I : in STD LOGIC VECTOR (2 downto 0);
            CATHODE 0 : out STD LOGIC VECTOR (6 downto 0);
            ANODE 0 : out STD LOGIC VECTOR (7 downto 0));
 end DISP7SEG;
 begin
```

TIP: Copy the entity an replace/delete the underlined words as you can see at the image.




```
architecture Behavioral of SHOW DATA is
-- List of components
component DISP7SEG
Port ( BINARY i : in STD LOGIC VECTOR (3 downto 0);
      DISPLAY I : in STD LOGIC VECTOR (2 downto 0);
      CATHODE O: out STD LOGIC VECTOR (6 downto 0);
      ANODE O: out STD LOGIC VECTOR (7 downto 0));
end component;
component MUX2
generic(WIDTH: integer);
Port ( A i : in STD LOGIC VECTOR (WIDTH-1 downto 0);
      B i : in STD LOGIC VECTOR (WIDTH-1 downto 0);
      SEL i : in STD LOGIC;
      Y o : out STD LOGIC VECTOR (WIDTH-1 downto 0));
end component;
```



Project\_09. Design a circuit to display a data selected by a MUX onto a 7-segment display and in a set of LED. The data width is 4. (SHOW\_DATA)

**Step 4.** Declare the signals to interconnect the modules

```
-- Signal to connect both modules
signal DATA: STD_LOGIC_VECTOR(WIDTH_TOP-1 downto 0);
```






**Step 5.** Instance and map the components as times as you want. The instances are added into the architecture, after "begin".


```
■ LED(3:0)
  begin
                                                       MUX2
                                                                   DISP7SEG
  MUX2 0 : MUX2
                                                              "000"
                                                                 DISPLAY i(2:0)
   generic map ( WIDTH => WIDTH TOP )
                                                                              CATHODE
                                                                 BINARY i(3:0)
                                                            DATA(3:0)
   port map (
                                  Ports and signals
                                  in the new
Ports of the
                                  structural design
           SEL i => SEL i,
component
           Y o => DATA
                                                   Signal to connect both
  );
                                                   modules
  DISP7SEG 0 : DISP7SEG
   port map (
           BINARY i => DATA,
           DISPLAY I => "000";
                                                  Select a specific DISPLAY
           CATHODE O => CATHODE o,
           ANODE O => ANODE o
  end Behavioral;
```

**Step 6**: If it is necessary, assign signals to output ports.






**Step 7**: After the synthesis the sources pane will show the components hierarchy






**Step 8**: By means of "Open Elaborated Dsign → Schematics" check the structural schematic





- PROJECT\_09. Add the XDC file and check the performance is correct on Nexys4.
- PROJECT\_09. Find out how many LUTs and Slices are used.
- PROJECT\_09. Open the Schematic after Synthesis and watch the LUTs and Slices in the design





**PROJECT\_10**. Design a 1-bit ALU in a structural style.

Operations: AND, XOR, Full ADD, Move A.


To ease the design create a new user library following the <u>tutorial</u> included at Virtual Campus.

Project's name: **PROJECT\_10**Top Module's name: **ALU\_1bit** 

Resources from Nexys4:

- Inputs: A\_i, B\_i, CARRY\_i → Switches
- Operation select input: OP\_i(1:0) → Switches
- Outputs: CARRY\_o, RESULT\_o → LED






### Exercises: n-bits ALU

**PROJECT\_11**. Design a generic ALU to perform the operations shown in the below table (ALU\_0\_N\_BITS). A zero-flag must be asserted with a zero result.

Describe the ALU in <u>behavioral</u> style, therefore, only one VHDL file should exist in the project. Use <u>concurrent</u> statements.

OP(1)	OP(0)	Function	
0	0	MOV A	
0	1	INC A	
1	0	A + B	
1	1	A - B	





#### Exercises: n-bits ALU

PROJECT\_11. Add a new file to the project. Design a generic ALU to perform the operations shown in the below table (ALU\_1\_N\_BITS). A Zero-flag must be asserted with a zero result, also a Carry-flag should be included.

- Describe the ALU in **behavioral** style, only one VHDL file
- Use <u>sequential</u> statements (Process and CASE).

OP(2)	OP(1)	OP(0)	Function
0	0	0	INC A
0	0	1	INC B
0	1	0	SRL A 1 bit
0	1	1	SLL A 1 bit
1	0	0	A+B
1	0	1	A-B
1	1	0	MovA
1	1	1	MovB



### Exercises: n-bits ALU

**PROJECT\_12**. Design a generic DECODER **N** to **2\*\*N**. Describe the circuit in a **behavioral** style with sequential statements and use constants.

