```
______
    -- Company: UCA
3
    -- Engineer: Mirian Cifredo
4
5
    -- Create Date: 15.10.2018 11:41:34
6
    -- Design Name:
7
    -- Module Name: ALU 0 N bits - Behavioral
8
    -- Project Name:
9
    -- Target Devices:
10
    -- Tool Versions:
11
    -- Description:
    -- -----
13
    -- Generic ALU --> Operations:
14
    __
                         * MOV A
                         * INC A
15
                         * A + B
16
    ___
17
    ___
                         * A - B
18
19
    -- Dependencies: No.
20
21
    -- Revision:
22
    -- Revision 0.01 - File Created
23
    -- Additional Comments:
24
25
    -- Topics:
26
    -- 1. Simple ALU, concurrent statement (WITH-SELECT)
27
    -- 2. ARithmetic operations: ADD and SUB (use IEEE.NUMERIC STD.ALL, +,-)
28
    -- 3. Casting: STD LOGIC VECTOR to SIGNED and UNSIGNED
29
    -- 4. Output assigment with OTHERS
30
    -- 5. Constant ZERO for comparison purpose
31
    ______
32
    library IEEE;
33
    use IEEE.STD LOGIC 1164.ALL;
    use IEEE.NUMERIC STD.ALL;
34
35
36
    entity ALU 0 N bits is
37
        generic ( DATA WIDTH: positive:=4);
        Port ( A_i : in STD_LOGIC_VECTOR (DATA_WIDTH-1 downto 0);

B_i : in STD_LOGIC_VECTOR (DATA_WIDTH-1 downto 0);

OP_i : in STD_LOGIC_VECTOR (1 downto 0);

RESULT_0 : out STD_LOGIC_VECTOR (DATA_WIDTH-1 downto 0);
38
39
40
41
42
               ZERO_F_o : out STD_LOGIC);
43
    end ALU 0 N bits;
44
45
    architecture Behavioral of ALU 0 N bits is
    ----- SIGNALS -----
46
     signal A,B : unsigned(DATA_WIDTH-1 downto 0);
47
     signal RESULT : unsigned(DATA WIDTH-1 downto 0);
48
    -----CONSTANTS-----
49
    constant ZERO : unsigned(DATA WIDTH-1 downto 0):=(others=>'0');
50
51
    ______
52
    begin
    -- Inputs casting----
53
    A <= unsigned(A i);
54
    B <= unsigned(B_i);</pre>
55
56
    -- Output Selected assignment depending on the "OP i" value
57
58
    -- The value default is filled with '0' thanks to clause OTHERS
59
    with OP i select
                                    when "00", -- MOV
60
         RESULT <=
                                    when "01", -- INC A
                     A + 1
61
                     A + B when "10", -- ADD A, B
A - B when "11", -- SUB A, B
62
63
64
                     -- (others=>'0') when others; -- Suitable for any DATA WIDTH
65
                     ZERO when others; -- Suitable for any DATA_WIDTH
66
    ______
67
    -- Assigning value to the outputs
68
    ZERO F o <= '1' when RESULT = ZERO else '0';
69
    RESULT_o <= STD_LOGIC_VECTOR(RESULT); -- Output casting.</pre>
70
71
    end Behavioral;
```