


- Simulation is to provide stimulus to the input ports to verify wether the output values are as expected.
- Simulator: tool to test if the HDL code meets the functional requirements. Results can be shown as:
 - > A data list
 - > A waveform
 - > A text file
- Simulator tool in the market:
 - ➤ Third-parties: ModelSim de Mentor Graphics
 - Open source and free (GHDL)
 - From Xilinx: Xilinx Isim (ISE) and Vivado Simulator



- Simulations can be:
 - >RTL: a behavioral simulation
 - Functional: after the synthesis, the netlist is simulated. The timing information is only a estimation.
 - ➤ <u>Post-implementation</u>: The schematic targeted and the timing information are definitive






- Testbenches → to test the correctness of the VHDL implementations. It is a non-synthetizable VHDL file which applies a sequence of inputs (stimuli) to a circuit. Its outputs will be compared against the expected ones.
 - By means of VHDL
 - → Compatible with other simulator.
 - → A wider VHDL can be used
 - By means a graphical user interface (GUI)
 - → Only for the simulator in use
 - → A Wizard or Console commands are available




Example. How to create a testbench as a VHDL file

- Open PROJECT_01. AND_GATE.
- Add a New source → Simulation Source. It is recommended to name the file as the entity with the suffix "_TB": "AND_GATE_TB".





TOP LEVEL



UUT → Unit under test

DUT: Device under test




Example. How to create a testbench with VHDL

- 3. Select and copy the VHDL code from "AND_GATE.vhd" file.
- 4. Go to whatever of the below url \rightarrow

https://www.doulos.com/knowhow/perl/testbench_creation/http://vhdl.lapinoo.net/testbench/tb.php

5. Paste the VHDL code of the circuit and click the button (Next slide)







VHDL Testbench

No reset code was detected. This may be because no architecture was supplied or because a supplied architecture

```
if Reset = '1' then
....
elsif rising_edge( Clock ) then
...
```

No clock code was detected. This may be because no architecture was supplied or because a supplied architectu

```
rising_edge( clock ) then
-- Testbench created online at:
-- www.doulos.com/knowhow/perl/testbench_creation/
-- Copyright Doulos Ltd
-- SD. 03 November 2002
```

```
library IEEE;
use IEEE.Std logic 1164.all;
use IEEE.Numeric Std.all;
entity AND GATE tb is
end;
architecture bench of AND GATE tb is
 component AND GATE
     Port ( A i : in STD LOGIC;
           B i : in STD LOGIC;
           Z o : out STD LOGIC);
 end component;
 signal A_i: STD_LOGIC;
 signal B i: STD LOGIC;
 signal Z_o: STD_LOGIC;
begin
 uut: AND_GATE port map ( A_i => A_i,
                           B i => B i,
                           Z o => Z o );
 stimulus: process
 begin
   -- Put initialisation code here
   -- Put test bench stimulus code here
   wait;
 end process;
end;
```

A new window is open with the testbech template

Select and copy only the text into the rectangle



Package × AND_GATE.vhd × AND_GATE_TB.vhd * ×

E:/Nube/OneDrive/Docencia_actual/TDC/TDC_PROJECTS_VIVADO/Proj

```
use IEEE.Numeric Std.all;
 3
    entity AND GATE tb is
     end;
     architecture bench of AND GATE tb is
 9
       component AND GATE
10 □
           Port ( A i : in STD_LOGIC;
11 '
12
                  B i : in STD LOGIC;
13
                  Z o : out STD LOGIC);
14 🖨
       end component;
15
16
       signal A i: STD LOGIC;
       signal B i: STD LOGIC;
17
       signal Z o: STD LOGIC;
18
19
20
     begin
21
22 🖯
       uut: AND GATE port map ( A i => A i,
23
                                 B i => B i,
24 🗀
                                 Z o => Z o );
25
26 🖨
       stimulus: process
27
       begin
```

Open "AND_GATE_TB.vhd" in Vivado and paste the TB template generated.



Analyzing a testbench...

```
library IEEE;
use IEEE.Std logic 1164.all;
use IEEE.Numeric Std.all;
entity AND GATE tb is
                                         There are no ports in the TB
end;
                                                  entity
architecture bench of AND GATE tb is
 component AND GATE
       Port ( A i : in STD LOGIC;
              B i : in STD LOGIC;
              Z o : out STD LOGIC);
       end component;
                                     The UUT is instantied as a
                                           component
```



Signals to connect the TB to UUT are declared. (They can be initialized)

The instance of the component, "uut", is mapped



```
begin
-- Put initialisation code here

-- Put test bench stimulus code here

Write the initial values to apply to the inputs

-- Put test bench stimulus code here

Write the necessary stimuli to test the functional requirements

end;
```



```
-- Stimulus process
                                                Write the following stimuli
   stim proc: process
   begin
                 -- Combination 1: It lasts 40ns
                A i <='0';
                                                                 T0 = 0 \text{ ns}
                B i <='0';
                wait for 40 ns;
                 -- Combination 2: It lasts 40ns
                A i <='0';
                                                                T1 = 40 \text{ ns}
                B i <='1';
                wait for 40 ns;
                 -- Combination 3: It lasts 40ns
                A i <= '1';
```

B i <='0';

wait for 40 ns;




T2 = 80 ns

```
wait;
end process;
end;
```

The process halts, never repeat. To achieve a loop, erase that line.




Notice the TB added to "Simulation sources





The simulator opens in a new window and the stimuli applied and the outputs resulting are shown in a waveform.



Look at the waveform and check if "Z_o" takes the expected values



Create and add a TB to test the XOR gate from PROJECT_03 (With Generics)

1. Follow the previously explained steps and modify the testbench as below

```
entity TB XOR GATE tb is
 end;
architecture bench of TB XOR GATE tb is
 component XOR GATE
generic (WIDTH: integer:= 2);
 Port ( A i : in STD LOGIC VECTOR (WIDTH-1 downto 0);
        B i : in STD LOGIC VECTOR (WIDTH-1 downto 0);
        Z o : out STD LOGIC VECTOR (WIDTH-1 downto 0));
end component;
                                                               A constant for
constant WIDTH: integer:=2;
                                                               every generic
signal A i: STD LOGIC VECTOR (WIDTH-1 downto 0);
signal B i: STD LOGIC VECTOR (WIDTH-1 downto 0);
signal Z o: STD LOGIC VECTOR (WIDTH-1 downto 0);
                                                               Assign the
begin -- Insert values for generic parameters !!
                                                            "constant" to the
uut: XOR GATE
                                                             "generic map".
        generic map ( WIDTH => WIDTH )
        port map ( A i => A i, B i => B i, Z o => Z o );
stimulus: process
Begin
 -- Put initialisation code here -- Put test bench stimulus code here
wait;
end process;
```

```
A_B: process
begin
A_i<="00";
B_i<="11";
wait for 80 ns;

A_i<="01";
B_i<="10";
wait for 80 ns;
end process;</pre>
end architecture bench;
```









Example: Generating stimuli by means a GUI

Open the Project_03, "XOR_GATE".






- In the waveform area select one input and choose "Force constant..." by means the right-click
- A new window opens, set
 "Binary radix" as binay and
 write 0 or 1
- The lasting of the value can be writen in "Starting..." and "Cancel..." fields, write the initial and final time in ns.



After A_i and B_i input are assigned, run the simulation.


Notice that the new values are applied after the previous simulation, so after 1000ns.




Use Relaunch to clear the previous waveform.




A periodical value can be assigned to the inputs selecting "Force clock..." rather than "Force constant..."



Repeat for the "B_i" input







1. Add testbenches to all the projects created. Check the right behavior of the circuits designed.



Bibliography

- 1.- VHDL Testbench Tutorial. École Polytechnique Féderale de Lausanne https://moodle.epfl.ch/pluginfile.php/1833321/mod_resource/content/1/vhdl_testbe nch_tutorial.pdf
- 2.- Writing Efficient Testbenches Author: Mujtaba Hamid. (XAPP199 (v1.1) May 17, 2010).

https://www.xilinx.com/support/documentation/application_notes/xapp199.pdf

- 3.- Xilinx [®] ISE Simulator (ISim) VHDL Test Bench Tutorial. Digilent. https://learn.digilentinc.com/Classroom/Tutorials/Xilinx%20ISE%20Simulator%20(ISim)%20VHDL%20Test%20Bench%20Tutorial.pdf
- 4.- Vivado Design Suite Tutorial Logic Simulation UG937 (v2018.1) April 4, 2018. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_1/ug937-vivado-design-suite-simulation-tutorial.pdf

