# Open-Source IC Design Workshop

1.2 Open-source analog design tools

Jorge Marin N., PhD

Research Associate, AC3E-UTFSM

UCU, Montevideo, Uruguay - June 30, 2025








#### Agenda

- Introduction
- Open-source analog design tools
- Simulation examples

#### IC design: from manual to automated



< 1990s → fully manual chip design!



> 1990s → EDA tools



**FOSS 130nm Production PDK** github.com/google/skywater-pdk

IHP-GmbH/**IHP-Open- PDK-docs** 




Documentation for IHP 130nm BiCMOS Open Source PDK

> 2020 → Opensource EDA tools and PDKs

## Analog vs digital design flows


#### IC design flow: digital versus analog

# DIGITAL FLOW






Current distribution version 8.2








#### Silicon-proven analog IC design




[RAZAVI, IEEE SSCMAG 2024]

## Silicon-proven analog IC design




#### This workshop's plan



# Open-Source Analog Design

#### Tradeoffs in analog design



Analog block example: Miller OTA

[B. Razavi]

Performance is limited by the tradeoff in target specifications

#### Schematic design and simulation

- Relevant tools
  - Xschem 

    schematic entry and netlist generation
  - Ngspice → simulation based on netlist generated by Xschem
- Visualization
  - Ngspice window → quick checks
  - GAW → integrated in Xschem
  - External viewer through raw data (e.g. Python script)


#### Simulation types

- DC → analysis of the circuit operating point
- Transient → time-domain behaviour
- AC → frequency sweep
- Noise  $\rightarrow$  simulation of device intrinsic noise
- And others...

Ngspice manual will become your best friend! https://ngspice.sourceforge.io/docs/ngspice-manual.pdf


#### Xschem GUI basics part 1

#### www.xschem.sourceforge.io



#### Xschem GUI basics part 2

#### www.xschem.sourceforge.io



#### Simulation scope

Mismatch

 Nominal Ideal simulation without considering many fabrication effects

lib cornerCAP.lib cap typ

- P(VT) corners
   Considers global process variation (P) and environment
   (Voltage, temperature, T)
   lib cornerMOSIv.lib mos\_tt
   lib cornerRES.lib res\_typ
- Considers local statistical variation among devices

  -> See examples in /ont/pdks/ihp-
  - → See examples in /opt/pdks/ihpsg13g2/libs.tech/xschem/sg13g2\_tests/mc\_\*.sch
- Parasitic extraction/ post layout simulations
   Components associated to extrinsic structures (metallization)

# Simulation examples

#### Clone Workshop repo

- Set PDK to IHP 130nm; INSIDE Docker:
  - → Is /opt/pdks/ → see installed PDKs
  - → set\_pdk ihp-sg13g2

```
designer ~


$ set_pdk ihp-sg13g2

PDK set to ihp-sg13g2
```


- OUTSIDE Docker:
  - → cd [YOUR\_INSTALL\_FOLDER]\uniccass-icdesigntools\shared\_xserver\UNIC-CASS2024\_AnalogOSIC
  - → git clone https://github.com/JorgeMarinN/OS\_AnalogIC\_UCU\_July2025

#### Example #1: Basic inverter

- Github link:
- → https://github.com/JorgeMarinN/OS\_AnalogIC\_UCU\_July2025/blob/main/Day1/tb\_inv\_1\_manual.sch




### Example #2: RC constant calculation



Source: https://www.electronics-tutorials.ws/rc/rc\_1.html

#### Example #2: RC constant calculation

- Github link:
- → <a href="https://github.com/JorgeMarinN/OS AnalogIC UCU July2025/blob/main/Day1/rc-ext circuit.sch"> https://github.com/JorgeMarinN/OS AnalogIC UCU July2025/blob/main/Day1/rc-ext circuit.sch</a>
- → <a href="https://github.com/JorgeMarinN/OS">https://github.com/JorgeMarinN/OS</a> AnalogIC UCU July2025/blob/main/Day1/cgate-ext circuit.sch



#### Example #3: ring oscillator

• Github link:

→https://github.com/JorgeMarinN/UNIC-CASS2024\_AnalogOSIC/blob/main/tb\_3stage\_RO\_UNIC-CASS2024.sch

```
s1
                       vvcc vcc 0 dc 1.8
                       vvss vss 0 0
                       .option temp = 200
   TT MODELS
                       .ic v(V 1) = 0
                       .ic v(V 2) = 1.8
                       .control
                          tran 10p 10n
                          *wrdata [your path]/TT 3stage RO v1p1.txt v(V 1)
                          plot v(V 1) v(V 2) v(V 3)
                        .endc
V_1
```

Thank you! Questions?