Open-Source IC Design Workshop

2.2 Simple layout-level design: transmission gate

Jorge Marin N., PhD

Research Associate, AC3E-UTFSM

UCU, Montevideo, Uruguay – June 30, 2025








Agenda

- Introduction: layout basics
- Transmission gate layout
- Task: Tgate + inverter layout


Introduction: layout basics

CMOS chips




- Mass production
- Multi-project wafer (MPW)
- Production chips are glued, bonded and packaged

CMOS devices cross-section




- STI → shallow trench isolation, insulator used to isolate devices
- S-D extension (LDD) → reduce short-channel effects (e.g. HCI)
- Salicide/polyside → conductive layer to have small sheet R


NMOS layout and cross-sectional view



PMOS layout and cross-sectional view




Process steps: Patterning 1








Process steps: Patterning 2




Asianometry – "Etch: Lithography's Unheralded Sibling"


→ https://www.youtube.com/watch?v=po-nlRUQkbl&t=140s

Process steps: Patterning the N-well




Process types






- (a) Thin oxide + nitride + patterned photoresistor
- (b) Etching for shallow trench generation


Shallow-trench isolation (STI) with SiO₂



- (c) Shallow trench filled with $SiO_2 \rightarrow active$ area isolation
- (d) Doping through masks to set Vth



- (e) Deposition and patterning of polysilicon polycrystalline silicon - for the MOSFET gate
- (f) Lightly doped drain implant → prevent high electric field




- (g) n+/p+ doping (including polysilicon)
- (h) Silicide to reduce sheet resistance of n+/p+ regions and polysilicon

Bulk connection in standard CMOS process


Standard process summary:

- PMOS body can be connected to any potential;
- NMOS body can be connected only to ground (shorted to the substrate);




https://analoghub.ie/category/Layout/article/layoutBasics

Bulk connection in triple-well CMOS process



https://analoghub.ie/category/Layout/article/layoutBasics

IHP 130nm BiCMOS technology stack



https://www.ihp-microelectronics.com/services/research-and-prototyping-service/mpw-prototyping-service/sigec-bicmos-technologies
https://github.com/IHP-GmbH/IHP-Open-PDK


IHP 130nm BiCMOS technology features

- SG13G2 is a high performance BiCMOS technology with a 0.13 µm CMOS process
- 2 gate oxides: A thin gate oxide for the 1.2 V digital logic and a thick oxide for a 3.3 V supply voltage
- PMOS and isolated NMOS transistors are offered
- Passive components like poly silicon resistors and MIM capacitors are available
- 5 thin metal layers, two thick metal layers (2 and 3 µm thick) and a MIM layer

Skywater 130nm technology glass cut 5.2523 0.54 11.8834 TOPOX K=3.9 6.1346 0.09 PI1 K=2.94 0.4223 metal5 1.26 0.3777 TOPNIT K=7.5 via4 0.505 via4 cap2m 5.3711 NILD6 K=4.0 metal4 0.845 via3 0.39 via3 capm 4.0211 NILD5 K=4.1 0.845 metal3 \$ 0.42 via2 NILD4 CK=3.5 2.7861 NILD4 K=4.2 metal2 0.27 via1 NILD3 CK=3.5 2.0061 NILD3 K=4.5 0.36 metal1 0.030 0.265 0.075 NILD2 K=4.05 mcon 1.3761 0.075 LINT K=7.3 LINT K=7.3 0.1 0.4299 licon IOX K=3.9 1.0111 PSG K=3.9 SPNIT K=7.5 0.6099 0.121 field poly 0.9361 licon polysilicon 0.18 0.3262 FOX K=3.9 0.12 diffusion nwell p-substrate


SKY130 → https://skywater-pdk.readthedocs.io/

Global Foundries 180nm technology



GF180MCU → https://gf180mcu-pdk.readthedocs.io/en/latest/

DEMO: IHP NMOS and PMOS in KLayout



Layout rules -> https://github.com/IHP-GmbH/IHP-Open-PDK/blob/main/ihp-sg13g2/libs.doc/doc/SG13G2_os_layout_rules.pdf


Transmission gate layout

Layout in IHP + KLayout

- Enable editing: sudo chown -R designer /opt/pdks/ihp-sg13g2/
- TOP
 - Rename cell
 - Show as new top
- Klayout \rightarrow Tools \rightarrow DRC
 - IHP PDK documentation
 - https://github.com/IHP-GmbH/IHP-Open-PDK/tree/main/ihp-sg13g2/libs.doc/doc
 - Design rules: https://github.com/IHP-GmbH/IHP-Open-PDK/blob/main/ihp-sg13g2/libs.doc/doc/SG13G2_os_layout_rules.pdf
- LVS
 - Netlist SCH
 - SG13G2 PDK → SG13G2 LVS options
 - SG13G2 PDK → Run Klayout LVS
- Example video (for GF180, from 9.51 on it's different for DRC/LVS): https://www.youtube.com/watch?v=vamfMryYPS4

Layout in IHP + KLayout

Settings for schematic netlist generation in Xschem



Layout in IHP + KLayout

• Settings for schematic netlist loading in Klayout

€ LVS Options@e191050ebe3b		×
Netlist Path:	ns/transmission_gate.spice Browse	
Top Cell	transmission_gate	*
Run Mode:	deep	-
	No Net Names	
	Spice Comments	
	Netlist Only	
	☐ No Simplify	
	No Series Resistance	
	No Parallel Resistance	
	Combine Devices	
	Top Level Pins	
	Purge	
	Purge Nets	
	Verbose	
	OK Reset Cancel	

Task: tgate + inverter layout

Task

- Create the transmission gate layout for your design, including the inverter
 - Option 1: custom layout
 - Option 2: add stdcell layout
- [extra] Design a 4-bit analog MUX layout

Thank you! Questions?