Open-Source Analog IC Design Workshop

2.2 Simple layout-level design

Jorge Marin N., PhD

Associate Professor, EIE-PUCV

Research Associate, AC3E-UTFSM

UFRO, Temuco – November 10-11, 2026

Con el apoyo de Proyecto ANID Fondecyt de Exploración 2025 + 13250147

ESCUELA DE INGENIERÍA ELÉCTRICA — PONTIFICIA UNIVERSIDAD CATÓLICA DE VALPARAÍSO

AC3E

SEED: SEMICONDUCTOR EDUCATION, EMPOWERMENT, & INDUSTRY DEVELOPMENT


IEEE Solid-State Circuits Society IC Innovation — Electron Devices Society

Agenda

- Introduction: layout basics
- Introduction: passive devices and layout concepts
- Single-pulse generator simulation
- Single-pulse generator layout
- Task: customized single-pulse generator

Introduction: layout basics


CMOS chips




[J. Baker, 2010]

- Mass production
- Multi-project wafer (MPW)
- Production chips are glued, bonded and packaged

CMOS devices cross-section







[P. E. Allen's slides, 2016]

- STI → shallow trench isolation, insulator used to isolate devices
- S-D extension (LDD) → reduce short-channel effects (e.g. HCI)
- Salicide/polyside → conductive layer to have small sheet R


NMOS layout and cross-sectional view



PMOS layout and cross-sectional view




Process steps: Patterning 1








Process steps: Patterning 2




Asianometry – “Etch: Lithography's Unheralded Sibling”
→ https://www.youtube.com/watch?v=po-nlRUQkbI&t=140s


Process steps: Patterning the N-well




(a) Diffusion of donor atoms



(b) After diffusion




(c) After resist removal




(d) Angled view of n-well


Process types




(a) n-well process



(b) p-well process



(c) Twin-well process




(d) Triple-well process using p-substrate

- P-substrates and N-substrates are possible
- Counter doping generates slower devices
- Triple well allow to isolate NMOS bulk terminal among devices

Deep-NWELL


General CMOS process flow 1



- (a) Thin oxide + nitride + patterned photoresistor
- (b) Etching for shallow trench generation


General CMOS process flow 2

Shallow-trench isolation (STI) with SiO_2




- (c) Shallow trench filled with SiO_2 → active area isolation
- (d) Doping through masks to set Vth

General CMOS process flow 3



- (e) Deposition and patterning of polysilicon - polycrystalline silicon - for the MOSFET gate
- (f) Lightly doped drain implant → prevent high electric field

General CMOS process flow 4




- (g) n+/p+ doping (including polysilicon)
- (h) Silicide to reduce sheet resistance of n+/p+ regions and polysilicon

Bulk connection in standard CMOS process


Standard process summary:

- *PMOS body can be connected to any potential;*
- *NMOS body can be connected only to ground (shorted to the substrate);*




https://analoghub.ie/category/Layout/article/layoutBasics

Bulk connection in triple-well CMOS process



https://analoghub.ie/category/Layout/article/layoutBasics

IHP 130nm BiCMOS technology stack



Cu BEOL
X-FAB

FEOL
IHP

PDK
Customer Interface
TAPE OUT

SG13 FEOL

Cu BEOL
(Start M1)

PCM Test
Shipment to
customer

Action
IHP


Action
XFab

https://www.ihp-microelectronics.com/services/research-and-prototyping-service/mpw-prototyping-service/sigec-bicmos-technologies
https://github.com/IHP-GmbH/IHP-Open-PDK

IHP 130nm BiCMOS technology features


- SG13G2 is a high performance BiCMOS technology with a 0.13 µm CMOS process
- 2 gate oxides: A thin gate oxide for the 1.2 V digital logic and a thick oxide for a 3.3 V supply voltage
- PMOS and isolated NMOS transistors are offered
- Passive components like poly silicon resistors and MIM capacitors are available
- 5 thin metal layers, two thick metal layers (2 and 3 µm thick) and a MIM layer

Skywater 130nm technology




SKY130 → https://skywater-pdk.readthedocs.io/

Global Foundries 180nm technology



GF180MCU → https://gf180mcu-pdk.readthedocs.io/en/latest/

DEMO: IHP NMOS and PMOS in KLayout




Layout rules → https://github.com/IHP-GmbH/IHP-Open-PDK/blob/main/ihp-sg13g2/libs.doc/doc/SG13G2_os_layout_rules.pdf

Introduction: passive devices and layout concepts

Passive devices in IC design

- *Passive* as opposed to *active* devices (MOSFETS and diodes)
- Mainly: resistors, capacitors and inductors (latter are less common)
- This lecture will cover the implementation of such devices in integrated circuits (in particular, standard CMOS)
- Additionally, we will review layout strategies for such devices, some of which can be generalized for active devices and building blocks

Resistors in CMOS technology



[J. Baker, 2010]


$$R = \frac{\rho}{t} \cdot \frac{L \cdot scale}{W \cdot scale} = \frac{\rho}{t} \cdot \frac{L}{W}$$

$$R = R_{square} \cdot \frac{L}{W} \rightarrow R_{square} = \frac{\rho}{t}$$

- ρ: material's resistivity
- Remember: we can only define W and L
- R_{square}: sheet resistance in Ω/square

- CMOS is optimized for digital → Efforts focus on REDUCING resistors
- R is normally not used, if used they are needed at edge (e.g. ESD, CLK generator)
- Analog needs LARGE, PREDICTABLE and STABLE resistors


Types of resistors in CMOS technology



[P. E. Allen's slides, 2016]

- Diffused and/or implanted resistors
- Well resistors
- Polysilicon resistors
- Metal resistors

Resistors in CMOS technology: the well



→ Good when large values of resistance are needed
→ Parasitics are large and resistance is voltage dependent
→ NL parasitic cap → cross section changes with PN
→ Good thermal dissipation

SKY130 →

Parameter	NOM	LSL	USL	Units	Description
RSNW	950	550	1350	Ω/□	N-Well sheet resistance


https://skywater-pdk.readthedocs.io/en/main/rules/device-details.html#generic-resistors

GF180MCU →

PARAMETERS	XTORS	DIMENSIONS / COMMENTS	MIN	TYP	MAX	UNITS
Wide Nwell (unsalicided)		5 um (measured @I=100uA)	800	1000	1200	Ω/sq

https://gf180mcu-pdk.readthedocs.io/en/latest/analog/spice/elec_specs/elec_specs_5_1.html

Resistors in CMOS technology: polysilicon



→ Good general resistor with low parasitics
→ Lower resistance density than N-well implementation
→ Low TCR, good linearity
→ May need extra mask to block silicide (cost!)

SKY130 →

Parameter	NOM	LSL	USL	Units	Description
RP0P35X20SQ	7888	6691	9086	Ω	P+ poly resistor, 0.35 µm wide, 20 squares

https://skywater-pdk.readthedocs.io/en/main/rules/device-details.html#generic-resistors

GF180MCU →

PARAMETERS	XTORS	DIMENSIONS / COMMENTS	MIN	TYP	MAX	UNITS
Wide N+ Poly (unsalicided)		5 um (measured @I=100uA)	250	310	370	Ω/sq

https://gf180mcu-pdk.readthedocs.io/en/latest/analog/spice/elec_specs/elec_specs_5_1.html

Resistors in CMOS technology: IHP 130nm

2.7. Rsil-Specs

Tip

Rsil utilizes **salicided, n-doped gate polysilicon** as resistor material.

Parameter	Name	Unit	Min	Target	Max	Meas.Cond.
Sheet Resistance	RSNRSIL	Ω	6.2	7.0	7.8	A.i
Line Width Delta	DWRSIL	nm	-20	10	40	A.i
Temperature Coefficients	TC1NRSIL	ppm/K		*3100*		A.af
Temperature Coefficients	TC2NRSIL	ppm/K²		*0.3*		A.af
Matching Coefficient	MATRSIL1	nm		*6*		A.ac
Matching Coefficient	MATRSIL2	nm		*1.4*		A.ac
Metal-to-Body- Resistance	RCRSIL			*4.5*		A.ae
Max. Current Density						

https://ihp-open-pdk-docs.readthedocs.io/en/latest/process_specs/process_specs.html

Resistors in CMOS technology: IHP 130nm

2.8. Rppd-Specs

Tip

Rppd utilizes **unsalicided, p-doped gate polysilicon** as resistor material. For realizing precision resistors, a line width of 2µm or higher is recommended.

Parameter	Name	Unit	Min	Target	Max
Sheet Resistance	RSRPPD	Ω	235	260	285
Line Width Delta	DWRPPD	nm	-24	6	36
Temperature Coefficients	TC1NRPPD	ppm/K		*170*	
Temperature Coefficients	TC2NRPPD	ppm/K²		*0.4*	
Matching Coefficient	MATRPPD	nm		*15*	
Metal-to-Body- Resistance	RCRPPD	Ω*µm		*35*	
Temperature Coefficient Metal-toBody-Resistance	TC3NRPPD	ppm/K		*-950*	
Max. Current Density	IMRPPD	mA/µm			*1.2*

https://ihp-open-pdk-docs.readthedocs.io/en/latest/process_specs/process_specs.html

Resistors in CMOS technology: IHP 130nm

2.9. Rhigh-Specs

Tip

Rhigh utilizes **unsalicided, partially compensated gate polysilicon** as resistor material.

Parameter	Name	Unit	Min	Target	Max	Meas.Cond.
Sheet Resistance	RSRHIGH	Ω	1160	1360	1560	A.i
Line Width Delta	DWRHIGH	nm	-80	-40	0	A.i
Temperature Coefficients	TC1NRHIGH	ppm/K		*-2300*		A.af
Temperature Coefficients	TC2NRHIGH	ppm/K²		*2.1*		A.af
Matching Coefficient	MATRHIGH	nm		*48*		A.ac
Metal-to-Body- Resistance	RCRHIGH	Ω*µm		*80*		A.ae
Max. Current Density	IMRHIGH	mA/µm			*0.6*	

https://ihp-open-pdk-docs.readthedocs.io/en/latest/process_specs/process_specs.html

Resistors in CMOS technology: IHP 130nm

Parameter	Name	Unit	Min	Target
Substrate Resistivity	RSBLK	Ωcm	*37.5*	*50*
Salicided GatPoly (n+)				
Unsalicized GatPoly (n+)				
Unsalicided GatPoly (p+)				
Metal1 Snake Sheet Resistance	SNAKEM1	mΩ	**90**	**115**
Unsalicided nSD-Activ Sheet Resistance	RSNSD0	Ω	**55**	**67**
Unsalicided pSD-Activ Sheet Resistance	RSPSD0	Ω	**69**	**79**
Metal2 Snake Sheet Resistance	SNAKEM2	mΩ	**70**	**88**
Metal3 Snake Sheet Resistance	SNAKEM3	mΩ	**70**	**88**
Metal4 Snake Sheet Resistance	SNAKEM4	mΩ	**70**	**88**
Metal5 Snake Sheet Resistance	SNAKEM5	mΩ	**70**	**88**
TopMetal1 Snake Sheet Resistance	SNAKETM1	mΩ	**14**	**18**
TopMetal2 Snake Sheet Resistance	SNAKETM2	mΩ	**7.5**	**11**

https://ihp-open-pdk-docs.readthedocs.io/en/latest/process_specs/process_specs.html

Resistors in CMOS technology: IHP 130nm

Metal1 Sheet Resistance	RSMET1	mΩ	85	110
Metal2 Sheet Resistance	RSMET2	mΩ	73	88
Metal3 Sheet Resistance	RSMET3	mΩ	73	88
Metal4 Sheet Resistance	RSMET4	mΩ	73	88
Metal5 Sheet Resistance	RSMET5	mΩ	73	88
TopMetal1 Sheet Resistance	RSTM1	mΩ	15	18
TopMetal2 Sheet Resistance	RSTM2	mΩ	7.5	11
Metal1 Line Width Delta	DWMET1	nm	-64	-24
Metal2 Line Width Delta	DWMET2	nm	-56	-16
Metal3 Line Width Delta	DWMET3	nm	-56	-16
Metal4 Line Width Delta	DWMET4	nm	-56	-16
Metal5 Line Width Delta	DWMET5	nm	-50	-20
TopMetal1 Line Width Delta	DWTM1	nm	-300	-100
TopMetal2 Line Width Delta	DWTM2	nm	-340	-140
Metal1 Sheet Resistance Temperature Coefficient	TC1RSMET1	ppm/K		*3400*
Metal2 Sheet Resistance Temperature Coefficient	TC1RSMET2	ppm/K		*3500*
Metal3 Sheet Resistance Temperature Coefficient	TC1RSMET3	ppm/K		*3500*
Metal4 Sheet Resistance Temperature Coefficient	TC1RSMET4	ppm/K		*3500*
Metal5 Sheet Resistance Temperature Coefficient	TC1RSMET5	ppm/K		*3500*
TopMetal1 Sheet Resis- tance Temperature Coef- ficient	TC1RSTM1	ppm/K		*3700*
TopMetal2 Sheet Resis- tance Temperature Coef- ficient	TC1RSTM2	ppm/K		*3800*


https://ihp-open-pdk-docs.readthedocs.io/en/latest/process_specs/process_specs.html


CMOS resistors 1

- Absolute value →

$$R = R_{square} \cdot \frac{L}{W}$$

- Linearity →






- Electromigration (D. Fernandez' video on LinkedIn) →
  - Too much current move metal atoms → Layer is destroyed
  - MAX CURRENT!
  - Rule of thumb: 1mA/um → But tech dependent





CMOS resistors 2

- Parasitics →





- PVT (process, voltage, temperature) →







- M





Capacitors in CMOS technology






[J. Baker, 2010]

→ $C = \varepsilon A/d = C_{square} * A$
→ Remember: we can only define W and L
→ R_{square}: sheet resistance in Ω/square

- Easiest implementation uses parallel metal plates
- ε: permittivity of insulator
- $C = Q/V \rightarrow I = C \cdot dV/dt$


Types of capacitors in CMOS technology

(1)




[J. Baker, 2010]

(2)




(3)





[P. E. Allen's slides, 2016]

- (1) PN junction in depletion (reverse biasing).
- (2) MOSFET gate capacitor (MOSCAP).
- (3) Metal (poly) – insulator – metal (poly) capacitor (MIM, MOM).

Capacitors in CMOS technology: PN junction










→ Nonlinear
→ Moderate density
→ Could be considered a parasitic element

Capacitors in CMOS technology: MOSCAP







$$C_{gate} = \frac{1}{\frac{1}{C_{ox}} + \frac{1}{C_j}}$$




→ Largest
→ But very nonlinear → C = C(V)
→ sometimes it's not relevant
→ Can implement **varactors**


Capacitors in CMOS technology: MIM & MOM





[Chiu, Micro. Reliability, 2014]






→ MOM
  → available "for free"
  → but large distance between plates → optimized for digital!
  → top view controlled by litography, not deposition → ACCURATE!
→ MIM
  → extra masks
  → thin later, hard to manufacture (antenna effect)
→ Both have good linearty and acceptable density → good for high precision analog → COMBINE!

CMOS capacitors

- Absolute value (capacitor density) → C_{square}*A
- Losses, i.e. Q factor →
  - Rs/p: series/parallel equivalent resistance

$$Q = \frac{1}{\omega C R_s} = \omega C R_p$$


- Parasitics
  - Resistors
  - Capacitors of each plate to ground
    - Top plate parasitic ~0.1% to 1% of desired value
    - Bottom plate parasitic ~5% to 20% of desired value!!!




- Accuracy → matching! (see next slides)
- Linearity → Q = CV
  - Semiconductors → depletion regions and body effects generate nonlinearity
- PVT → absolute accuracies ~10%/ TEMPCO ~25 to 40 ppm/C°
  - Also voltage coefficient!

MOM caps implementation

Top view:



Side view:




→ MOM


→ Same parasitic capacitor to substrate in both plates


→ Vertical and lateral flux → "fingers" + multiple layers

→ Also: use vias for extra capacitor lateral area → lithography dependent!




MIM caps implementation






Sensitive to alignment errors in the upper and lower plates and loss of capacitance flux (smaller capacitance).



Insensitive to alignment errors and the flux reaching the bottom plate is larger resulting in large capacitance. 060207-09

https://skywater-pdk.readthedocs.io/en/main/rules/device-details.html#mim-capacitors


Shielding


Increased Parasitic Capacitance
Noisy Conductor
Substrate
Noisy Conductor
Separate
Ground
Shield
Substrate
Top Plate
Bottom Plate
C_{par}
Substrate
$2C_{par}$
$2C_{par}$
+1
Shield
Substrate
060316-02


Layout techniques for matching

VARIATION

- **Process → run-to-run**
- **Mismatch**
  - **Systematic → introduced by designers**
  - **Random**
    - **Line edge roughness**
    - **Gradients**
    - **Etch rate differences**




- The size of the area to be etched determines the etch rate
- Smaller areas allow less access to the etchant while larger areas allow more access to the etchant
- → dummy elements reduce this effect!




Common-centroid layout of four matched resistors (or capacitors)


Oxide gradients + edge effects


No common centroid layout



Common centroid layout







Oxide gradients + edge effects





Figure 6.17 A layout of two capacitors with ratio $C_2/C_1 = \frac{1}{2}$, incorporating several of the techniques discussed in the text (adapted from Ref. 23).

[Tsividis, 2002]

MORE INFO: R. Aparicio and A. Hajimiri, "Capacity limits and matching properties of integrated capacitors," in *IEEE Journal of Solid-State Circuits*, vol. 37, no. 3, pp. 384-393, March 2002, doi: 10.1109/4.987091.

Inductors in CMOS technology



Ideally, the self inductance of an on-chip spiral inductor isolated from a ground plane can be approximated by

$$L = 2l\left\{ln\left(\frac{2l}{w+t}\right) + 0.5 + \frac{w+t}{3l}\right\}, \qquad (1)$$

where L is the inductance in nH, l, w, and t represent the length, width, and thickness of the conductor in cm,

Quality factor, $Q = \dfrac{\omega L}{R}$





Fig. 6-5


Model:




- Planar inductor → self-inductance depends on geometry → L = 1-8nH; Q = 3-6 at 2GHz
- When 1/f ~ dimensions, distributed model needed
- Note: bond wires can also be used as inductor
  → 1nH/mm (2 to 5 nH in typical packages)


Single-pulse generator simulation

Single-pulse generator in real design



[Kim, JSSC 2015]







C. Phase Detector

The phase detector is simply an RS latch with pulse generators at its inputs as shown in Fig. 18. The pulse generators generate narrow pulses on every positive edge transition of their inputs, resulting in RS flip-flop like behavior for the phase detector. The duty cycle of pulse width modulated signal, V_{PWM} is set at every positive edge of the reference phase, Φ_{REF} and reset at every positive edge of the control phase, Φ_{CTRL}. Consequently, the duty cycle of V_{PWM} waveform is proportional to the difference of two control phases. As mentioned before, this implementation of phase detector avoids use of an explicit PWM as the output of the phase detector is a digital waveform with CMOS levels carrying the necessary duty cycle information provided by control input phases.

Testbench: large delay



Testbench: SPG



CODE

```
.control
save all
tran 50p 380n
plot V(VFE) V(VRE)+2 V(VIN)+4
.endc

.measure tran tdelayfe
+ TRIG tran1.V(VFE) TD=0u VAL=0.6 RISE=1
+ TARG tran1.V(VFE) TD=0u VAL=0.6 FALL=1

.measure tran tdelayfe
+ TRIG tran1.V(VRE) TD=0u VAL=0.6 RISE=1
+ TARG tran1.V(VRE) TD=0u VAL=0.6 FALL=1
```

MODEL1

```
.param corner=0


.if (corner==0)
.lib $::SG13G2_MODELS/cornerMOSlv.lib mos_tt
.lib $::SG13G2_MODELS/cornerMOShv.lib mos_tt
.lib $::SG13G2_MODELS/cornerRES.lib res_typ
.lib $::SG13G2_MODELS/cornerCAP.lib cap_typ
.endif


.include /opt/pdks/ihp-sg13g2/libs.ref/sg13g2_stdcell/spice/sg13g2_stdcell.spice
```

Large delay layout

Python-generated layout

- Macros → Macros development
- Import “add_dly.py” & run
- Add connections and labels





Python version fix: DRC

- DRC_MACRO=/opt/pdks/ihp-sg13g2/libs.tech/klayout/tech/macros/sg13g2_drc.lym
- cp "$DRC_MACRO" "${DRC_MACRO}.bak"
- gedit /opt/pdks/ihp-sg13g2/libs.tech/klayout/tech/macros/sg13g2_drc.lym
- Replace line 158 by:
  - cmd = "nohup env PYTHONPATH=/opt/klayout-pcells/lib/python3.10/site-packages python3.10 #{File.join(project_root, 'drc', 'run_drc.py')} #{cmd_opts.join(' ‘)}”
- Restart Klayout

Python version fix: LVS

- LVS_MACRO=/opt/pdks/ihp-sg13g2/libs.tech/klayout/tech/macros/sg13g2_lvs.lym
- cp "$LVS_MACRO" "${LVS_MACRO}.bak“
- gedit /opt/pdks/ihp-sg13g2/libs.tech/klayout/tech/macros/sg13g2_lvs.lym
- Replace line 204 by:
  - cmd = "nohup env PYTHONPATH=/opt/klayout-pcells/lib/python3.10/site-packages python3.10 -u #{Shellwords.escape(run_script)} #{cmd_opts.join(' ‘)}”
- Restart Klayout

Modifications to schematic netlist

Open

large_delay_vto1p1.spice
~/shared/OS_AnalogIC_UCU_July2025/Day3/large_delay/simulations

```
1 ** sch_path: /home/designer/shared/OS_AnalogIC_UCU_July2025/Day3/large_delay/large_delay_vto1p1.sch
2 .subckt large_delay_vto1p1 VCC VSS VIN VOUT
3 *.PININFO VIN:B VOUT:B VCC:B VSS:B
4 x1[0] VIN VCC VSS n2 sg13g2_dlygate4sd3_1
5 x1[1] n2 VCC VSS n3 sg13g2_dlygate4sd3_1
6 x1[2] n3 VCC VSS VOUT sg13g2_dlygate4sd3_1
7 .ends
8
9 * Library name: sg13g2_stdcell
10 * Cell name: sg13g2_dlygate4sd3_1
11 * View name: schematic
12 * Inherited view list: spectre cmos_sch cmos.sch schematic veriloga ahdl
13 * pspice dspf
14 .subckt sg13g2_dlygate4sd3_1 A VDD VSS X
15 MP3 X net3 VDD VDD sg13_lv_pmos w=1.12u l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
16 MP2 net3 net2 VDD VDD sg13_lv_pmos w=1.000u l=500.0n ng=1 ad=0 as=0 pd=0 ps=0 m=1
17 MP1 net2 net1 VDD VDD sg13_lv_pmos w=1.000u l=500.0n ng=1 ad=0 as=0 pd=0 ps=0 m=1
18 MP0 net1 A VDD VDD sg13_lv_pmos w=420.00n l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
19 MN3 X net3 VSS VSS sg13_lv_nmos w=740.00n l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
20 MN2 net3 net2 VSS VSS sg13_lv_nmos w=420.00n l=500.0n ng=1 ad=0 as=0 pd=0 ps=0 m=1
21 MN1 net2 net1 VSS VSS sg13_lv_nmos w=420.00n l=500.0n ng=1 ad=0 as=0 pd=0 ps=0 m=1
22 MN0 net1 A VSS VSS sg13_lv_nmos w=420.00n l=130.00n ng=1 ad=0 as=0 pd=0 ps=0 m=1
23 .ends
24 * End of subcircuit definition.
```

gedit /opt/pdks/ihp-sg13g2/libs.ref/sg13g2_stdcell/spice/sg13g2_stdcell.spice &
→ Find needed cell and copy .subckt definition

Task: customized single-pulse generator

Task

- Modify the large_delay cell to obtain pulses with width > 2ns
- Create a DRC+LVS passing layout for this circuit
- [extra] Create a layout for the full SPG

Thank you!
Questions?