Running Verilog in ECS server titan.ecs.csus.edu

First you need to have an ecs account

• Logon to Titan from an ecs computer or using a terminal emulator in your computer.

Note: The department recommends **MobaXTerm** or **Putty** which are built for Windows Machines. If you are Mac user, you can use the "**terminal app**" located in the applications folder.

Logon using ssh and enter your password.

> ssh <ECS-Username>@titan.ecs.csus.edu

A prompt will appear. Something like:

[ECS-Username@titan:1]>

Logon to Titan from off campus:

From off campus use *titan.ecs.csus.edu*. You can install a VNC Viewer such as Ultra VNC if you wish. If you use a VNC Viewer, use port 50 or 52 (enter machine name as titan:50 from on campus or titan.ecs.csus.edu:50 from off campus.) For secure off campus connection run VPN before you run VNC.

General procedure on how to run Verilog simulator on Titan (legacy instructions):

- 1. Logon to Titan. From off campus use tital.ecs.csus.edu. You can install a VNC Viewer such as Ultra VNC if you wish. If you use a VNC Viewer, use port 50 or 52 (enter machine name as titan:50 from on campus or titan.ecs.csus.edu:50 from off campus.) For secure off campus connection run VPN before you run VNC.
- 2. Enter vcs +v2k filename.v at the Unix prompt to compile your verilog code on Titan. The compiled file is saved as simv and to simulate the design enter simv at the Unix/Linux prompt. Use `include to include the lower level .v files in each of the higher level .v files; note the tick (`) before include. Save the simulation output into a file as simv > outfile if you wish.

Create a project directory and create Verilog files.

 From the Unix prompt line create a directory for the class (ecs137) and a project subdirectory called full_adder

```
[ECS-Username@titan:1]> mkdir ecs137
```

[ECS-Username@titan:2]> cd ecs137

[ECS-Username@titan:3]> mkdir full_adder

[ECS-Username@titan:4] > cd full adder

[ECS-Username@titan:4]> pwd

/gaia/class/student/<username>/ecs137/full_adder

<= creates directory named ecs137

<= change location to new directory

<= make subdirectory called full_adder

<= change location to new subdirectory full adder

<= confirm your directory using pwd (present working dir)

Use a text editor and create the following verilog files

```
Create the Verilog HDL circuit: full adder.v
module full adder
 input a,b,ci,
 output s, co
wire w1, w2, w3;
xor x1(w1, a, b);
xor x2(s, w1, ci);
nand n1(w2, w1, ci);
nand n2(w3, a, b);
nand n3(co, w2, w3);
endmodule
```

```
Create the testbench full adder tb.v
`timescale 1ns/100ps
`include "full adder.v"
module full adder tb();
reg a, b, ci;
wire s, co;
full adder fal(a, b, ci, s, co);
initial begin
  $display("----");
  $display("|t(ns)| a b ci | co s | ");
  $display("----");
  a = 0; b = 0; ci = 0;
  #1 $display("|%4d | %b %b %b | %b %b |", $time, a, b, ci, co, s);
  a = 0; b = 0; ci = 1;
  #1 $display("|%4d | %b %b %b | %b %b |", $time, a, b, ci, co, s);
  a = 0; b = 1; ci = 0;
  #1 $display("| %4d | %b %b %b | %b %b |", $time, a, b, ci, co, s);
  a = 0; b = 1; ci = 1;
  #1 $display("|%4d | %b %b %b | %b %b |", $time, a, b, ci, co, s);
  a = 1; b = 0; ci = 0;
  #1 $display("| %4d | %b %b %b | %b %b |", $time, a, b, ci, co, s);
  a = 1; b = 0; ci = 1;
  #1 $display("|%4d | %b %b %b | %b %b |", $time, a, b, ci, co, s);
  a = 1; b = 1; ci = 0;
  #1 $display("|%4d | %b %b %b | %b %b |", $time, a, b, ci, co, s);
  a = 1; b = 1; ci = 1;
  #1 $display("| %4d | %b %b %b | %b %b |", $time, a, b, ci, co, s);
 $display("----"):
end
endmodule
```

```
[<userdesign>@titan:66]> vcs +v2k full adder tb.v
                                                                      Chronologic VCS (TM)
                              Version I-2014.03-2 -- Fri Mar` 8'17:54:02 2019
                                          Copyright (c) 1991-2014 by Synopsys Inc. ALL RIGHTS RESERVED
This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.
 Parsing design file 'full adder tb.v'
Parsing included file 'fuIl adder.v'.
 Back to file 'full adder tb.v'.
Top Level Modules:
                    full adder tb
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
 1 modulé and 0 UDP read.
recompiling module full adder tb
rm -f csrc*.so linux scvhdl *.so pre vcsobj *.so share vcsobj *.so ld -m elf_i386 -shared -o ./7../simv.daidir//_csrc1.so =-whole-archive _vcsobj 1 1.a --no-whole-archive ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_I.o
if [ -x ../simv ]; then chmod -x ../simv; fi
g++ -o ../simv -m32 -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/-Wl,-
rpath='$ORIGIN'/simv.daidir//scsim.db.dir csrc1.so csrc0.so rmapats mop.o rn
rmar.o /titan/software/synopsys147vcs/linux7lib/libzerosoft_rt_stubs.so
                                                                                                                                                                                          rmapats mop.o rmapats.o
/titan/software/synopsys14/vcs/linux/lib/libvirsim.so /titan/software/synopsys14/vcs/linux/lib/librterrorinf.so /titan/software/syno
                                                                                                                                                                    /titan/software/synopsys14/vcs/linux/lib/libvcsnew.so
 /titan/software/synopsys14/vcs/linux/lib/libvcsucli.so -Wl,-no-whole-
                                               /titan/software/synopsys14/vcs/linux/lib/vcs save restore new.o
/titan/software/synopsys14/vcs/linux/lib/ctype-stubs 32.a -ld\overline{l} -l\overline{l} -lm -l\overline{p}thread -ldl
 ../simv up to date
CPU time: .087 seconds to compile + .065 seconds to elab + .156 seconds to link
```

Run the *simv* executable that was created during compilation and save the results in an "outfile" as shown below. ACTION Submit the "outfile" to canvas. It should show your username in the command promt)

```
[<username>@titan:24]> simv > outfile
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03-2; Runtime version I-2014.03-2; Mar 8 13:08 2019
|t(ns)| a b ci |
       0 0 0
                 0 0
       0 0 1
                 0 1
       0 1 0
                 0 1
                 1 0
                 1 0
       1 0 1
       1 1 0
                 1 0
          V C S
                  Simulation Report
Time: 8000 ps
              0.200 seconds;
                                  Data structure size:
CPU Time:
                                                         0.0Mb
Fri Mar 8 13:08:58 2019
```

Part 2 Create 2 new files: *full_adder_wires_tb.v* and *full_adder_wires.v*

```
module full adder wires(
 input a,b,ci,
 output s, co, w1, w2, w3);
// wire w1, w2, w3;
// The "wire" declaration above was commented out because
// these wires were moved to the "output" portlist. This
// technique is useful to make w1, w2, w3 visible for
// debuggin at the testbench level
     x1(w1, a, b);
     x2(s, w1, ci);
nand n1(w2, w1, ci);
nand n2(w3, a, b);
nand n3(co, w2, w3);
endmodule
```

```
`timescale 1ns/100ps
`include "full_adder_wires.v"
module full adder wires tb();
reg a, b, ci;
wire's, co, w1, w2, w3;
full adder wires fa1(a, b, ci, s, co, w1, w2, w3);
initial begin
 $display("t(ns)| a b ci | co s | w1 w2 w3");
%b %b | %b %b %b", $time, a, b, ci, co, s, w1, w2, w3); %b %b | %b %b %b", $time, a, b, ci, co, s, w1, w2, w3); %b %b | %b %b %b", $time, a, b, ci, co, s, w1, w2, w3); %b %b | %b %b %b", $time, a, b, ci, co, s, w1, w2, w3); %b %b %b %b %b", $time, a, b, ci, co, s, w1, w2, w3); %b %c %b %b %b %b", $time, a, b, ci, co, s, w1, w2, w3);
a = 1; b = 0; ci = 1; #1 $display("%4d | %b %b %b | %b %b | %b %b", $time, a, b, ci, co, s, w1, w2, w3); a = 1; b = 1; ci = 0; #1 $display("%4d | %b %b %b | %b %b | %b %b %b", $time, a, b, ci, co, s, w1, w2, w3); a = 1; b = 1; ci = 1; #1 $display("%4d | %b %b %b | %b %b | %b %b %b", $time, a, b, ci, co, s, w1, w2, w3); a = 1; b = 1; ci = 1; #1 $display("%4d | %b %b %b | %b %b | %b %b %b", $time, a, b, ci, co, s, w1, w2, w3);
 Šdisplay("-----
 $display("-------Above we used $display statements for each input combination ------"); $display();
$display("--- Below we used a single $monitor statement to report every time the inputs change---"); $display("------"); $display("T(ns)| A B Ci | Co S | W1 W2 W3 inputs go 7 -> 0 now"); $display("-------");
 $monitor("%4d | %b %b %b | %b %b | %b %b %b", $time, a, b, ci, co, s, w1, w2, w3);
 #1 a = 1; b = 1; ci = 1;
 #1 a = 1: b = 1: ci = 0:
 #1 a = 1; b = 0; ci = 1;
 #1 a = 1: b = 0: ci = 0:
 #1 a = 0; b = 1; ci = 1;
 #1 a = 0: b = 1: ci = 0:
 #1 a = 0; b = 0; ci = 1;
 #1 a = 0; b = 0; ci = 0;
 $display("-----
end
endmodule
```

Compile the testbench: vcs +v2k full_adder_wires_tb.v and run your simv executable ACTION: submit your "simv" executable file and briefly explain how for this case we can see the internal wires w1, w2, w3 of the full adder.

----- Above we used \$display statements for each input combination ------

--- Below we used a single \$monitor statement to report every time the inputs change---

T(ns)	A	В	C:	i	C	lo.	s	Ī	W1	W2	W3	in	put	s	go	7	->	0	now
8 10 11 12 13 14 15	1 1 1 0 0	1 0 0 1 1	1 0 1 0 1 0			1 1 0 1 0 0	1 0 0 1 0 1		0 0 1 1 1 1 0	1 0 1 0 1 1	0 0 1 1 1 1								
16	0	0	0 V	c	s	0	0 S	- <u>-</u> -	0 m u	1 1	1 a t	 : i	O 1	n –	. – – . I	₹ €	 ∍ p	0	r t

Time: 16000 ps

1 1 1

CPU Time: 0.180 seconds; Fri Mar 8 13:12:41 2019

Data structure size: 0.0Mb