







Sheet: /POWER/
File: POWER.kicad_sch

Title: Power Input, Charging, Battery Monitoring and Regulated Rails

Size: A4	Date:	Rev: A
KiCad E.D.A. 10.0.5		Id: 2/9

LAYOUT – Place U1 at the PCB edge with its antenna facing outward. No copper, tracks, vias, planes, or components are permitted inside the antenna keepout on any PCB layer. Keep switching nodes, USB/UART, SPI, battery, shielding, and metal enclosure parts away from the antenna.

ASSEMBLY – FIT ONLY ESP32-S3-WROOM-1-N16R2. DO NOT SUBSTITUTE N16R8/R16V; octal-PSRAM variants reserve GPIO35-37, which Rev-A uses for SPL_MOSI, SPL_SCK, and SPL_MISO.

PLACEMENT – Place 22uF and 100nF immediately beside U1 pin 2. Place R19/C24 close to EN pin 3 and R18 close to GPIO0 pin 27. Connect pins 1, 40, and EPAD 41 directly to the solid GND plane.


STRAPPING – GPIO0, GPIO45, and GPIO46 are sampled during reset. GPIO3 is also a strapping pin and remains unused. Connected peripherals must remain high-impedance during reset and must not override the required strap levels.

UART NET NAMES ARE FROM THE ESP32 PERSPECTIVE:
CONSOLE_TX = U1 TXD0 -> CP2102N RXD
CONSOLE_RX = CP2102N TXD -> U1 RXD0
GPS_TX/RX and LINK_ESP_TX/RX follow the same ESP32-side convention.

I2C – R20/R21 are the only populated SDA/SCL pull-ups.
Do not duplicate I2C pull-ups on peripheral sheets.

BRING-UP – Provide accessible test pads/header access for +3V3, GND, ESP_EN, ESP_BOOT/GPIO0, CONSOLE_TX/RX, and LINK_ESP_TX/RX/SYNC.

UART – Place 499R immediately beside U1 pin 37.
Keep CONSOLE_TX/RX short, ground-referenced, and away from the antenna.



Sheet: /MAIN_CONTROLLER/
File: MAIN_CONTROLLER_sch.kicad_sch

Title: ESP32-S3 Main Controller and System Interfaces


Size: A4

Date:

Rev: A

KiCad E.D.A. 10.0.5




Id: 3/9



SMA4 / SI4463 REV-A RF MATCHING: 868 MHz ONLY

FIRMWARE – SI4463 DIRECT/REPLAY MODE

If REPLAY_OUT is connected to GP00, configure GP00 as DIGITAL INPUT.
Set MODEM_MODE_TXFIRMOD_SOURCE for direct-mode modulation.
Keep the RF output disabled while changing the GPID or modulation configuration.



U15 - TRANSMIT PA1

The schematic diagram shows the U15 TRANSMIT PA1 circuit. It is powered by +3V3 and +5V3S5. The circuit includes a matching network (L20, C96, C97, C99), a 100nH capacitor (C98), a 335 10K resistor (R35), a 15uH inductor (L21), and a 145 100K resistor (R36). The output is connected to CC1101_A_PA_OUT1. The circuit is labeled U15 TSS-13LN+.

The schematic diagram illustrates the TX/RX switch and SMA1 component. It features a 74VHC123WNE66327X7T5A1 monostable multivibrator (U12) and an SMA1 component (U1).

U12 (74VHC123WNE66327X7T5A1) Pin Connections:

- Pin 1 (VCC):** Connected to VCC_CC1101_A.
- Pin 2 (GND):** Connected to GND.
- Pin 3 (CC1101_A_LNA_IN):** Connected to CC1101_A_SMA1_FE.
- Pin 4 (CC1101_A_PA_OUT):** Connected to RF_SW_A.
- Pin 5 (CTRL):** Connected to GND.
- Pin 6 (RFIN):** Connected to GND.
- Pin 7 (RFI):** Connected to GND.

U1 (SMA1_CH-A_SOR) Pin Connections:

- Pin 1:** Connected to CC1101_A_SMA1_FE.
- Pin 2:** Connected to GND.
- Pin 3:** Connected to SMA1_PORT.

Other Components:

- C119 (100nF):** A capacitor connected between VCC_CC1101_A and GND.
- C120 (100pF):** A capacitor connected between CC1101_A_SMA1_FE and GND.
- D15 (RC1amp2451ZA):** A diode connected between SMA1_PORT and GND.

[illegible]

CHANNEL B – CC1101 + PA2 + SMA2

U28-U31 – SELECTABLE POST-PA LPF BANK

DO NOT USE VALUES WITHOUT RESISTOR! VERIFY DIMENSIONS OF SOLDERING PATTERN.


RFPA INPUT SIGNAL IS 100MHz SINE WAVE
OUTPUT SIGNAL IS 100MHz SINE WAVE


FINISHED DATE: 2014-01-14


DATE: 2014-01-14

[illegible]

RF LAYOUT









UWB PDoA ANTENNA LAYOUT:
Place AE1 and AE2 on the same PCB edge with identical orientation.
Follow the Taoglas UWA.01 land pattern and maintain its 7.5 × 6.0 mm all-layer copper keepout for each antenna.
Route RF1 and RF2 as phase-matched 50 Ω traces with identical transitions and grounding.
Target antenna phase-centre spacing: 20.8 mm for channel 5 or 16.9 mm for channel 9 (0.45λ).
Confirm the primary PDoA channel before placement.
VNA-tune both networks and perform zero-angle PDoA calibration after assembly in the final enclosure.

CURRENT-LIMITED +5 V DOCK POWER SWITCH



8-CONTACT J-DOCK – POWER / UART / SYNC / PRESENCE



J-DOCK CONTACT SEQUENCE:
pins 1/2/7/8 are long power/ground contacts; pins 3/4/5 are medium signal contacts;
pin 6 DOCK_SENSE is the shortest contact. DOCK_VBUS remains disabled until DOCK_SENSE is debounced LOW.
On removal, disable DOCK_VBUS when DOCK_SENSE becomes HIGH.
Dock UART operates at 921600 baud using the existing framed CRC protocol.

Sheet: /ANCHOR_DOCK/

File: ANCHOR_DOCK.kicad_sch

Title: BACK-FACE ANCHOR DOCK INTERFACE

Size: A4

Date:

Rev: A

KiCad E.D.A. 10.0.5

Id: 9/9