

CASS: Exercise session 7


Caches and Microarchitectural Timing Attacks







▲ Simplified Computer Memory Hierarchy Illustration: Ryan J. Leng



Caches are small.


How can they make a difference?

"Locality principle"

Programs access a relatively **small portion** of **address space** at a time


Temporal locality

- Memory location accessed?
 - Same location likely accessed again soon!
 - Add it to cache!



Spatial locality

- Memory location accessed?
 - Nearby locations likely accessed soon!
- Transfer block to cache
 - Cache line = block = #bytes transferred at once





CPU cache operation



Cache principle: CPU speed \gg DRAM latency \rightarrow cache code/data

while true do
 maccess(&a);
endwh





CPU cache operation



Cache miss: Request data from (slow) DRAM upon first use

cache miss

while true do maccess(&a); endwh CPU + cache DRAM memory


CPU cache operation




Cache hit: No DRAM access required for subsequent uses

cache hit

while true do
 maccess(&a);
endwh





Cache performance

miss rate = (1 - hit rate)

Conclusion:

Small amount of memory, used in smart way





Can we abuse timing differences as an attacker to infer secret information? :-)





```
if secret do
    maccess(&a);
else
    maccess(&b);
endif
```




```
flush(&a);
start_timer
   maccess(&a);
end_timer
```


'a' is accessible to attacker





DRAM memory





end timer


```
if secret do
    maccess(&a);
else
    maccess(&b);
endif
```




```
flush(&a);
start_timer
   maccess(&a);
end_timer
```


cache miss


secret=1, load 'a' from memory






DRAM memory







Flush+Reload Limitations


- Very reliable and easy attack
- But requires shared memory between victim and attacker apps
 - o otherwise attacker cannot *flush* victim cache lines

→ **Generic** attack: does *not require knowledge* of internal cache organization, but only applicable in *limited scenarios* (when victim and attacker share memory)

Where in the cache should we store the contents of a memory location?

Direct mapping: concept

Notice: memory block index % 9 = cache block index



Direct mapping: concept

Each cache block has multiple addresses!

RAM

size of a block: 2ⁿ bytes

Address in same block share all but last n bits





size of a block: 2ⁿ bytes => Address in same block share all but last n bits

Why?

Take n = 3

=> 8 memory (byte)-addresses per block

Notice #1: shared bits = memory block index in binary!! Notice #2: last n bits are in index within the block

Block index	Memory byte-address range	Binary range
0	[0,7]	[00 000 - 00 111]
1	[8, 15]	[01 000 - 01 111]
2	[16, 23]	[10 000 - 10 111]

size of a block: 2ⁿ bytes => Address in same block share all but last n bits

Remember

memory block index % cache size (in blocks) = cache block index

Why?

Take n = 3

=> 8 memory (byte)-addresses per block

Notice #1: shared bits = memory block index in binary!!

Notice #2: last n bits are in index within the block

Block index	Memory byte-address range	Binary range					
0	[0,7]	[00 000 - 00 111]					
1	[8, 15]	[01 000 - 01 111]					
2	[16, 23]	[10 000 - 10 111]					

$${1010}{1011}{100}$$


Assume:

Cache size: 32 blocks (2⁵) Block size: 8 bytes (2³)

<u>Index</u>	Valid	Tag	Data
0	0	???	???
10111 (23)	1	1010	8 bytes (0xab8 - 0xabf)
11111 (31)	???	???	???


Notice:

Index determines where to look Tag determines hit or miss



Set-associativity: concept

Notice: each memory block can be located in *n* different **sets**




Set-associativity: concept

Notice

n = 1: direct mapping!


Notice: each memory block can be located in *n* different **sets**



Notice:

Index determines where to look <u>BUT</u>: multiple (#sets) possibilities

Check all:
Tag determines hit or miss



Fully associative cache

- n-way set associative cache
 - o n = #memory-blocks
- Best performance possible
 - only miss when a new unique address is accessed
 - any repeated request is a hit!

E.g., a cache with 8 blocks:

Set	٧	Tag	Data																					
0																								

Fully associative cache

Basically, searching the entire cache without any indexing – sequentially super slow!

Solution: search in different sets in parallel. Need **n** comparators for any associative cache.

Set	٧	Tag	Data																					
0																								






Can we leverage detailed knowledge of mapping schemes and cache collisions to mount more advanced cache timing attack?


```
if secret do
    maccess(&a);
else
    maccess(&b);
endif
```




```
maccess(&c);
start_timer
    maccess(&c);
end_timer
```

'a' is **not** accessible to attacker















'a' and 'c' share the same cache line (!)
















DRAM memory


```
if secret do
    maccess(&a);
else
    maccess(&b);
endif
```



flush(&c); start timer maccess(&c); end timer

cache miss


load 'a' from memory (write back 'c')






CPU cache

DRAM memory





Appendix

Example 1: direct mapping 1-word blocks

Word address references: 22, 26, 22, 27, 3, 27, 53, 55 $010110 \rightarrow \text{miss} \\ 011010 \rightarrow \text{miss} \\ 010110 \rightarrow \text{hit} \\ 011011 \rightarrow \text{miss} \\ 000011 \rightarrow \text{miss} \\ 011011 \rightarrow \text{miss} \\ 011011 \rightarrow \text{miss}$

 $110101 \rightarrow miss$ $110111 \rightarrow miss$

Index	٧	Tag	Data
000	0		
001	0		
010	0		
011	0		
100	0		
101	0		
110	1	010	22
111	0		

Index	٧	Tag	Data
000	0		
001	0		
010	1	011	26
011	0		
100	0		
101	0		
110	1	010	22
111	0		

Index	٧	Tag	Data
000	0		
001	0		
010	1	011	26
011	1	011	27
100	0		
101	0		
110	1	010	22
111	0		

Index	٧	Tag	Data
000	0		
001	0		
010	1	011	26
011	1	000	3
100	0		
101	0		
110	1	010	22
111	0		

ndex	٧	Tag	Data
000	0		
001	0		
010	1	011	26
011	1	011	27
100	0		
101	0		
110	1	010	22
111	0		

Index	٧	Tag	Da
000	0		
001	0		
010	1	011	2
011	1	011	2
100	0		
101	0	110	5
110	1	010	2
111	0		

Index	٧	Tag	Data
000	0		
001	0		
010	1	011	26
011	1	011	27
100	0		
101	0	110	53
110	1	010	22
111	1	110	55

Example 2: direct mapping 4-word blocks

Word address references: 22, 26, 22, 27, 3, 27, 53, 55

 $010110 \rightarrow 101 \rightarrow miss$ $011010 \rightarrow 110 \rightarrow miss$ $010110 \rightarrow 101 \rightarrow hit$ $011011 \rightarrow 110 \rightarrow hit$ $000011 \rightarrow 000 \rightarrow miss$ $011011 \rightarrow 110 \rightarrow hit$ $110101 \rightarrow 110 \rightarrow miss$ $110111 \rightarrow 110 \rightarrow hit$

1			Data					
Index	٧	Tag	W1	W2	W3	W4		
000	1							
001	0							
010	0							
011	0							
100	0							
101	1	010	20	21	22	23		
110	0							
111	0							

			Data					
Index	٧	Tag	W1	W2	W3	W4		
000	1	000	0	1	2	3		
001	0							
010	0							
011	0							
100	0							
101	1	010	20	21	22	23		
110	1	011	24	25	26	27		
111	0							

			Data					
Index	V	Tag	W1	W2	W3	W4		
000	0							
001	0							
010	0							
011	0							
100	0							
101	1	010	20	21	22	23		
110	1	011	24	25	26	27		
111	0							

				Da	ata	
Index	٧	Tag	W1	W2	W3	W4
000	1	000	0	1	2	3
001	0					
010	0					
011	0					
100	0					
101	1	010	20	21	22	23
110	1	110	52	53	54	55
111	0					

Example 2: direct mapping 4-word blocks

Word address references: 22, 26, 22, 27, 3, 27, 53, 55

 $010110 \rightarrow 101 \rightarrow miss$ $011010 \rightarrow 110 \rightarrow miss$ $010110 \rightarrow 101 \rightarrow hit$ $011011 \rightarrow 110 \rightarrow hit$ $000011 \rightarrow 000 \rightarrow miss$ $011011 \rightarrow 110 \rightarrow hit$ $110101 \rightarrow 110 \rightarrow miss$ $110111 \rightarrow 110 \rightarrow hit$

Miss rate decreased. Why?

			Data			
Index	٧	Tag	W1		W3	W4
000	1					
001	0					
010	0					
011	0					
100	0					
101	1	010	20	21	22	23
110	0					
111	0					

				Da	ata	
Index	٧	Tag	W1	W2	W3	W4
000	1	000	0	1	2	3
001	0					
010	0					
011	0					
100	0					
101	1	010	20	21	22	23
110	1	011	24	25	26	27
111	0					

				Da	ata	
Index	٧	Tag	W1	W2	W3	W4
000	0					
001	0					
010	0					
011	0					
100	0					
101	1	010	20	21	22	23
110	1	011	24	25	26	27
111	0					

				Da	ata	
Index	٧	Tag	W1	W2	W3	W4
000	1	000	0	1	2	3
001	0					
010	0					
011	0					
100	0					
101	1	010	20	21	22	23
110	1	110	52	53	54	55
111	0					

Example 2: direct mapping 4-word blocks

Word address references: 22, 26, 22, 27, 3, 27, 53, 55

 $010110 \rightarrow 101 \rightarrow miss$ $011010 \rightarrow 110 \rightarrow miss$ $010110 \rightarrow 101 \rightarrow hit$ $011011 \rightarrow 110 \rightarrow hit$ $000011 \rightarrow 000 \rightarrow miss$ $011011 \rightarrow 110 \rightarrow hit$ $110101 \rightarrow 110 \rightarrow miss$ $110111 \rightarrow 110 \rightarrow hit$

Miss rate decreased. Why?

But miss penalty increased.
Why?

				Da	ata	
Index	V	Tag	W1	W2	W3	W4
000	1					
001	0					
010	0					
011	0					
100	0					
101	1	010	20	21	22	23
110	0					
111	0					

				Da	ata	
Index	V	Tag	W1	W2	W3	W4
000	1	000	0	1	2	3
001	0					
010	0					
011	0					
100	0					
101	1	010	20	21	22	23
110	1	011	24	25	26	27
111	0					

				Da	ata	
Index	٧	Tag	W1	W2	W3	W4
000	0					
001	0					
010	0					
011	0					
100	0					
101	1	010	20	21	22	23
110	1	011	24	25	26	27
111	0					
100 101 110	1					

				Da	ata	
Index	V	Tag	W1	W2	W3	W4
000	1	000	0	1	2	3
001	0					
010	0					
011	0					
100	0					
101	1	010	20	21	22	23
110	1	110	52	53	54	55
111	0					

Example 3: 2-way set-associative 1-word blocks

Word address references: 22, 26, 22, 27, 3, 27, 53, 55

Set

00

01

10

11

Set

00

01

10

11

 $010110 \rightarrow miss$ $011010 \rightarrow miss$ $010110 \rightarrow hit$

 $011011 \rightarrow miss$

 $000011 \rightarrow miss$

 $011011 \rightarrow hit$

 $110101 \rightarrow miss$

 $110111 \rightarrow miss$

et	٧	Tag0	Data0	Tag1	Data1
00	0				
)1	0				
0	1	0101	22		
11	0				

V	Tag0	Data0	Tag1	Data1
0				
0				
1	0101	22	0110	26
1	0110	27		

٧	Tag0	Data0	Tag1	Data1
0				
1	1101	53		
1	0101	22	0110	26
1	0110	27	0000	3

et	V	Tag0	Data0	Tag1	Data1
0	0				
)1	0				
0	1	0101	22	0110	26
1	0				

V	Tag0	Data0	Tag1	Data1
0				
0				
1	0101	22	0110	26
1	0110	27	0000	3

٧	Tag0	Data0	Tag1	Data1
0				
1	1101	53		
1	0101	22	0110	26
1	0110	27	1101	55

Replacement rule: Least Recently Used

Set

00

01

10

11

Set

00

01

10 11

Example 3: 2-way set-associative 1-word blocks

Word address references: 22, 26, 22, 27, 3, 27, 53, 55 $010110 \rightarrow miss$ $011010 \rightarrow miss$ $010110 \rightarrow hit$ $011011 \rightarrow miss$ 000 011

Set	
00	
01	
10	
11	

V	Tag0	Data0	Tag1	Data1
0				
0				
1	0101	22		
0				

Set
00
01
10

11

1	\/	Tag0	Data0	Tag1	Data1
	V	Tayu	Dalau	iayi	Dalai
	0				
	0				
	1	0101	22	0110	26
	0				

011011 → miss	Set
000011 → miss	00
011011 → hit	01
110101 → miss	10
110111 → miss	10

V	Tag0	Data0	Tag1	Data1
0				
0				
1	0101	22	0110	26
1	0110	27		

et	
0	
1	
0	
1	

V	Tag0	Data0	Tag1	Data1
0				
0				
1	0101	22	0110	26
1	0110	27	0000	3

Miss rate decreased. Why?

Set	V
00	0
01	1
10	1
11	1

V	Tag0	Data0	Tag1	Data1
0				
1	1101	53		
1	0101	22	0110	26
1	0110	27	0000	3

Set
00
01
10
11

V	Tag0	Data0	Tag1	Data1
0				
1	1101	53		
1	0101	22	0110	26
1	0110	27	1101	55

Trade-off?

Example 3: 2-way set-associative 1-word blocks

Word address references: 22, 26, 22, 27, 3, 27, 53, 55 $010110 \rightarrow miss$ $011010 \rightarrow miss$ $010110 \rightarrow hit$ 011011 → miss $000011 \rightarrow miss$ $011011 \rightarrow hit$ 110101 → miss

11 Se 00

11

Set

00

01

10

11

Set

00 01

10

,		
et	٧	
0	0	
1	0	
0	1	

V	Tag0	Data0	Tag1	Data1
0				
0				
1	0101	22		
0				

Set
00
01
10
11

V	Tag0	Data0	Tag1	Data1
0				
0				
1	0101	22	0110	26
0				

٧	
0	
0	
1	
4	Г

٧	Tag0	Data0	Tag1	Data1
0				
0				
1	0101	22	0110	26
1	0110	27		

Set
00
01
10
11

Set

00

01

10

11

Tag0	Data0	Tag1	Data1
0101	22	0110	26
0110	27	0000	3
	0101	0101 22	0101 22 0110

Data1

26

55

Miss rate decreased. Why?

 $110111 \rightarrow miss$

Hit time increased! We search longer

٧	Tag0	Data0	Tag1	Data1
0				
1	1101	53		
1	0101	22	0110	26
1	0110	27	0000	3

V	Tag0	Data0	Tag1
0			
1	1101	53	
1	0101	22	0110
1	0110	27	1101