

Session 8: Performance and Microarchitecture

1 Introduction

The goal of this exercise session is to introduce you to some microarchitecture concepts and low level optimization. Learning about these optimizations will not only make you a better programmer, but will also give you more insight in to the wonderful low-level world and enhance your reasoning skills about it. You should read the book from section 4.1 to 4.9 to get a better grasp on processor design and architecture.

2 Ripes

To help you solve and reason about the upcoming exercises, it is advised to install the Ripes RISC-V simulator from <https://github.com/mortbopet/Ripes/releases/latest>. There is support for Windows, Mac and Linux. On Ubuntu, make the .AppImage executable using the command `chmod +x <ripes-filename>` to run the simulator.

Using Ripes, you can simulate four different processors: a single cycle RISC-V and three variants of a 5-stage pipeline. It also has a great cache simulator which can help you better understand what was learned in the caching session.

All programs presented in this session can be executed cycle per cycle using Ripes.

3 Microarchitecture and Performance

In this exercise we examine how pipelining affects the clock cycle time of the processor. Problems in this exercise assume that individual stages of the datapaths *a* and *b* have the following latencies:

	IF	ID	EX	MEM	WB
<i>a</i>	300ps	400ps	350ps	500ps	100ps
<i>b</i>	200ps	150ps	120ps	190ps	140ps

Exercise 3.1. *What is the clock cycle time in a pipelined and single-cycle non-pipelined processor?*

Exercise 3.2. *What is the total latency of a 1w instruction in a pipelined and single-cycle non-pipelined processor?*

Exercise 3.3. *If we can split one stage of the pipelined datapath into two new stages, each with half the latency of the original stage, which stage would you split and what is the new clock cycle time of the processor?*

4 Microarchitecture and Performance 2

Consider a processor where the individual instruction fetch, decode, execute, memory, and writeback stages in the datapath have the following latencies:

5 Forwarding

The code below describes a simple function in RISC-V assembly.

```
1 or t1,t2,t3
2 or t2,t1,t4
3 or t1,t1,t2
```

Assume the following cycle times for each of the options related to forwarding;

Without forwarding:250ps

With Full Forwarding:300ps

Exercise 5.1. Indicate the dependencies and their type: Read After Write (RAW), Write After Read (WAR), Write after Write (WAW).

Exercise 5.2. Assume there is no forwarding in the pipelined processor. Indicate hazards and add `nop` (no operation) instructions to eliminate them.

Exercise 5.3. Assume there is full forwarding in the pipelined processor. Indicate the remaining hazards and add `nop` (no operation) instructions to eliminate them. Compared the speedup achieved by adding full forwarding to a pipeline with no forwarding.

6 Code Optimization

The code below describes a simple function in RISC-V assembly($A = B + E$; $C = B + F$).

```
1 lw t1, 0(t0)
2 lw t2, 4(t0)
3 add t3, t1, t2
4 sw t3, 12(t0)
5 lw t4, 8(t0)
6 add t5, t1, t4
7 sw t5, 16(t0)
```

Exercise 6.1. Assume the above program will be executed on a 5-stage pipelined processor with forwarding and hazard detection. How many clock cycles will it take to correctly run this RISC-V code?

Exercise 6.2. Reorganize the code to optimize the performance?(Hint: try to remove the stalls)

7 Branching

The code below describes a simple function in RISC-V assembly.

```
1      add x1, x0, x0
2 bar:
3      bne x1, x0, exit
4      bge x1, x0, foo
5      addi x1, x1, -100
6      add x5, x5, x5
7      add x6, x1, x1
8      sub x1, x1, x2
9 foo:
10     addi x1, x1, 1
11     jal x10, bar
12 exit:
13     xor x20,x21,x22
```

Exercise 7.1. Fill out the following instruction/time diagram for the following set of instructions until the instruction on line 13 (**xor**) fully executes and commits. Execution starts from line 1.

[illegible]