Introduction to M68000 Microprocessor

Physics I 16B, 2/28/05

D. Pellett

References: Motorola literature, Wilkinson, Horowitz and Hill

Microprocessor Internal Structure

System bus




Figure 6.10 Internal architecture of simple microprocessor

- Typical of simple microprocessor such as M68000
- This part can be considered an elaborate finite state machine
- Particular instruction determines sequence or steps

Figure from Digital System Design, 2nd Ed. by Wilkinson, © 1992 Prentice Hall

Original M68000 Processor Family

MC68000, MC68HC000, MC68HC001, MC68008, MC68010, and MC68EC000 have

- 16 32-Bit Data and Address Registers
- 16-Mbyte Direct Addressing Range
- Program Counter
- 6 Powerful Instruction Types
- Operations on Five Main Data Types
- Memory-Mapped Input/Output (I/O)
- 14 Addressing Modes

The following processors contain additional features:

- MC68010
- -Virtual Memory/Machine Support
- -High-Performance Looping Instructions
- MC68HC001/MC68EC000
- -Statically Selectable 8- or 16-Bit Data Bus
- MC68HC000/MC68EC000/MC68HC001
- —Low-Power
- MC68008 has an eight bit data bus, smaller address range.
- The MC68010 has a few additional instructions and instructions that operate differently than the corresponding instructions of the other devices.

Based on M68000 Microprocessors User's Manual 9th Ed., © 1993 Motorola Inc.

M68000 as Hardware Device

Block Diagram

ADDRESS A23-A1 BUS CLK D15-D0 DATA BUS **ASYNCHRONOUS** FC0 BUS PROCESSOR CONTROL FC1 STATUS ▼ DTACK FC2 MC6800 BUS BG VMA PERIPHERAL ARBITRATION BGACK CONTROL \overline{VPA} CONTROL **IPL0** SYSTEM INTERRUPT CONTROL CONTROL

64-Pin DIP Pinouts




Figure 11-1. 64-Pin Dual In Line

Figure 3-1. Input and Output Signals (MC68000, MC68HC000 and MC68010)

Figures from M68000 Microprocessors User's Manual 9th Ed., © 1993 Motorola Inc.

Table 3-4. Signal Summary

			HI-Z		
Signal Name	Mnemonic	Input/Output	Active State	On HALT	On Bus Relinquish
Address Bus	A0-A23	Output	High	Yes	Yes
Data Bus	D0-D15	Input/Output	High	Yes	Yes
Address Strobe	ĀS	Output	Low	No	Yes
Read/Write	P/₩	Output	Read-High Write-Low	No	Yes
Data Strobe	DS	Output	Low	No	Yes
Upper and Lower Data Strobes	UDS, LDS	Output	Low	No	Yes
Data Transfer Acknowledge	DTACK	Input	Low	No	No
Bus Request	BR	Input	Low	No	No
Bus Grant	₿Ġ	Output	Low	No	No
Bus Grant Acknowledge	BGACK	Input	Low	No	No
Interrupt Priority Level	ĪPLO, ĪPL1, ĪPL2	Input	Low	No	No
Bus Error	BERR	Input	Low	No	No
Mode	MODE	Input	High	_	_
Reset	RESET	Input/Output	Low	No*	No*
Halt	HALT	Input/Output	Low	No*	No*
Enable	E	Output	High	No	No
Valid Memory Address	VMA	Output	Low	No	Yes
Valid Peripheral Address	VPA	Input	Low	No	No
Function Code Output	FC0, FC1, FC2	Output	High	No	Yes
Clock	CLK	Input	High	No	No
Power Input	Vcc	Input	_	_	_
Ground	GND	Input	_	_	_

^{*}Open drain.

M68000 Internal Registers





Figure 2-1. User Programmer's Model (MC68000/MC68HC000/MC68008/MC68010)

From M68000 Microprocessors User's Manual 9th Ed., © 1993 Motorola Inc.

Status Register



- Condition code bits are used for conditional branch instructions
- Set or cleared by certain instructions
- Used to make if-then-else programming constructs
- Used to extend registers for arithmetic operations

Data Organization in Memory





Figure 2-5. Word Organization in Memory

- Bytes are individually addressable
- · High-order byte has same address a word
- Low-order byte has odd address, one count higher.
- Instructions and multibyte data accessed only on word (even byte) boundaries.
 If a long-word operand is located at address n (n even), then the second word of that operand is located at address n+2.

Data types supported by M68000: bit data; integer data of 8, 16, and 32 bits; 32-bit addresses; binary-coded-decimal data




MSD - MOST SIGNFICANT DIGIT LSD - LEAST SIGNFICANT DIGIT

From M68000 Microprocessors User's Manual 9th Ed., © 1993 Motorola Inc.

Data Addressing Modes for Instructions

Table 2-1. Data Addressing Modes

Mode	Generation	Syntax
Register Direct Addressing Data Register Direct Address Register Direct	EA=Dn EA=An	Dn An
Absolute Data Addressing Absolute Short Absolute Long	EA = (Next Word) EA = (Next Two Words)	(xxx).W (xxx).L
Program Counter Relative Addressing Relative with Offset Relative with Index and Offset	EA = (PC)+d ₁₆ EA = (PC)+d ₈	(d ₁₆ ,PC) (d ₈ ,PC,Xn)
Register Indirect Addressing Register Indirect Postincrement Register Indirect Predecrement Register Indirect Register Indirect with Offset Indexed Register Indirect with Offset	EA = (An) $EA = (An), An \leftarrow An+N$ $An \blacktriangleleft An-N, EA=(An)$ $EA = (An)+d_{16}$ $EA = (An)+(Xn)+d_{8}$	(An) (An)+ -(An) (d ₁₆ ,An) (d ₈ ,An,Xn)
Immediate Data Addressing Immediate Quick Immediate	DATA = Next Word(s) Inherent Data	# <data></data>
Implied Addressing ¹ Implied Register	EA = SR, USP, SSP, PC, VBR, SFC, DFC	SR,USP,SSP,PC, VBR, SFC,DFC



Opcode	Operation	Syntax
ABCD	Source ₁₀ + Destination ₁₀ + X → Destination	ABCD Dy,Dx ABCD -(Ay), -(Ax)
ADD	Source + Destination → Destination	ADD <ea>,Dn ADD Dn,<ea></ea></ea>
ADDA	Source + Destination → Destination	ADDA <ea>,An</ea>
ADDI	Immediate Data + Destination → Destination	ADDI # <data>,<ea></ea></data>
ADDQ	Immediate Data + Destination → Destination	ADDQ # <data>,<ea></ea></data>
ADDX	Source + Destination + X → Destination	ADDX Dy, Dx ADDX -(Ay), -(Ax)
AND	Source Λ Destination → Destination	AND <ea>,Dn AND Dn,<ea></ea></ea>
ANDI	Immediate Data Λ Destination → Destination	ANDI # <data>, <ea></ea></data>
ANDI to CCR	Source Λ CCR \rightarrow CCR	ANDI # <data>, CCR</data>
ANDI to SR	If supervisor state then Source Λ SR \rightarrow SR else TRAP	ANDI# <data>, SR</data>
ASL, ASR	Destination Shifted by <count> → Destination</count>	ASd Dx,Dy ASd # <data>,Dy ASd <ea></ea></data>
Всс	If (condition true) then PC + $d \rightarrow PC$	Bcc <label></label>
BCHG	~ (<number> of Destination) → Z; ~ (<number> of Destination) → ~ (<number> of Destination)</number></number></number>	BCHG Dn, <ea> BCHG # <data>,<ea></ea></data></ea>
BCLR	~ (<bit number=""> of Destination) → Z; 0 → <bit number=""> of Destination</bit></bit>	BCLR Dn, <ea> BCLR #<data>,<ea></ea></data></ea>
BKPT	Run breakpoint acknowledge cycle; TRAP as illegal instruction	BKPT # <data></data>
BRA	PC + d → PC	BRA
BSET	~ (<bit number=""> of Destination) → Z; 1 → <bit number=""> of Destination</bit></bit>	BSET Dn, <ea> BSET # <data>,<ea></ea></data></ea>
BSR	$SP-4 \rightarrow SP$; $PC \rightarrow (SP)$; $PC+d \rightarrow PC$	BSR
BTST	– (<bit number=""> of Destination) → Z;</bit>	BTST Dn, <ea> BTST #<data>,<ea></ea></data></ea>
CHK	If Dn < 0 or Dn > Source then TRAP	CHK <ea>,Dn</ea>
CLR	0 → Destination	CLR <ea></ea>
CMP	Destination — Source → cc	CMP <ea>,Dn</ea>
CMPA	Destination-Source	CMPA <ea>,An</ea>
CMPI	Destination —Immediate Data	CMPI # <data>,<ea></ea></data>
CMPM	Destination—Source → cc	CMPM (Ay)+, (Ax)+
DBcc	If condition false then (Dn − 1 → Dn; If Dn ≠ −1 then PC + d → PC)	DBcc Dn, <label></label>
	f—————————————————————————————————————	

Opcode	Operation	Syntax
DIVS	Destination/Source → Destination	DIVS.W <ea>,Dn 32/16 → 16r:16q</ea>
DIVU	Destination/Source → Destination	DIVU.W <ea>,Dn 32/16 → 16r:16q</ea>
EOR	Source ⊕ Destination → Destination	EOR Dn, <ea></ea>
EORI	Immediate Data ⊕ Destination → Destination	EORI # <data>,<ea></ea></data>
EORI to CCR	Source ⊕ CCR → CCR	EORI# <data>,CCR</data>
EORI to SR	If supervisor state then Source ⊕SR → SR else TRAP	EORI # <data>,SR</data>
EXG	Rx ↔ Ry	EXG Dx,Dy EXG Ax,Ay EXG Dx,Ay EXG Ay,Dx
EXT	Destination Sign-Extended \rightarrow Destination	EXT.W Dn extend byte to word EXT.L Dn extend word to long word
ILLEGAL	$\begin{array}{l} \text{SSP} - 2 \rightarrow \text{SSP}; \text{ Vector Offset} \rightarrow (\text{SSP}); \\ \text{SSP} - 4 \rightarrow \text{SSP}; \text{PC} \rightarrow (\text{SSP}); \\ \text{SSP} - 2 \rightarrow \text{SSP}; \text{SR} \rightarrow (\text{SSP}); \\ \text{Illegal Instruction Vector Address} \rightarrow \text{PC} \end{array}$	ILLEGAL
JMP	Destination Address → PC	JMP <ea></ea>
JSR	$SP - 4 \rightarrow SP$; $PC \rightarrow (SP)$ Destination Address $\rightarrow PC$	JSR <ea></ea>
LEA	<ea> → An</ea>	LEA <ea>,An</ea>
LINK	$\begin{array}{l} \text{SP}-\text{4}\rightarrow\text{SP; An}\rightarrow(\text{SP}) \\ \text{SP}\rightarrow\text{An, SP}+\text{d}\rightarrow\text{SP} \end{array}$	LINK An, # <displacement></displacement>
LSL,LSR	Destination Shifted by <count> → Destination</count>	LSd ¹ Dx,Dy LSd ¹ # <data>,Dy LSd¹ <ea></ea></data>
MOVE	Source → Destination	MOVE <ea>,<ea></ea></ea>
MOVEA	Source → Destination	MOVEA <ea>,An</ea>
MOVE from	CCR → Destination	MOVE CCR, <ea></ea>
MOVE to	Source → CCR	MOVE <ea>,CCR</ea>
MOVE from SR	SR → Destination If supervisor state then SR → Destination else TRAP (MC68010 only)	MOVE SR, <ea>></ea>
MOVE to SR	If supervisor state then Source → SR else TRAP	MOVE <ea>,SR</ea>

Opcode	Operation	Syntax
MOVE USP	If supervisor state then USP → An or An → USP else TRAP	MOVE USP,An MOVE An,USP
MOVEC	If supervisor state then $Rc \rightarrow Rn$ or $Rn \rightarrow Rc$ else TRAP	MOVEC Rc,Rn MOVEC Rn,Rc
MOVEM	Registers → Destination Source → Registers	MOVEM register list, <ea> MOVEM <ea>,register list</ea></ea>
MOVEP	Source → Destination	MOVEP Dx,(d,Ay) MOVEP (d,Ay),Dx
MOVEQ	Immediate Data → Destination	MOVEQ # <data>,Dn</data>
MOVES	If supervisor state then Rn → Destination [DFC] or Source [SFC] → Rn else TRAP	MOVES Rn, <ea> MOVES <ea>,Rn</ea></ea>
MULS	Source × Destination → Destination	MULS.W <ea>,Dn 16 x 16 → 32</ea>
MULU	Source × Destination → Destination	MULU.W <ea>,Dn 16 x 16 → 32</ea>
NBCD	0 – (Destination ₁₀) – X → Destination	NBCD <ea></ea>
NEG	0 - (Destination) → Destination	NEG <ea></ea>
NEGX	0 - (Destination) - X → Destination	NEGX <ea></ea>
NOP	None	NOP
NOT	~Destination → Destination	NOT <ea></ea>
OR	Source V Destination → Destination	OR <ea>,Dn OR Dn,<ea></ea></ea>
ORI	Immediate Data V Destination → Destination	ORI # <data>,<ea></ea></data>
ORI to CCR	Source V CCR → CCR	ORI # <data>,CCR</data>
ORI to SR	If supervisor state then Source V SR → SR else TRAP	ORI # <data>,SR</data>
PEA	$Sp - 4 \rightarrow SP$; $\langle ea \rangle \rightarrow (SP)$	PEA <ea></ea>
RESET	If supervisor state then Assert RESET Line else TRAP	RESET
ROL, ROR	Destination Rotated by <count> → Destination</count>	ROd ¹ Rx,Dy ROd ¹ # <data>,Dy ROd¹ <ea></ea></data>
ROXL, ROXR	Destination Rotated with X by <count> → Destination</count>	ROXd ¹ Dx,Dy ROXd ¹ # <data>,Dy ROXd¹ <ea></ea></data>
RTD	$(SP) \rightarrow PC; SP + 4 + d \rightarrow SP$	RTD # <displacement></displacement>

Opcode	Operation	Syntax
RTE	If supervisor state then (SP) → SR; SP + 2 → SP; (SP) → PC; SP + 4 → SP; restore state and deallocate stack according to (SP) else TRAP	RTE
RTR	$(SP) \rightarrow CCR; SP + 2 \rightarrow SP;$ $(SP) \rightarrow PC; SP + 4 \rightarrow SP$	RTR
RTS	$(SP) \rightarrow PC; SP + 4 \rightarrow SP$	RTS
SBCD	Destination ₁₀ – Source ₁₀ – X → Destination	SBCD Dx,Dy SBCD -(Ax),-(Ay)
Scc	If condition true then 1s → Destination else 0s → Destination	Scc <ea></ea>
STOP	If supervisor state then Immediate Data → SR; STOP else TRAP	STOP # <data></data>
SUB	Destination - Source → Destination	SUB <ea>,Dn SUB Dn,<ea></ea></ea>
SUBA	Destination - Source → Destination	SUBA <ea>,An</ea>
SUBI	Destination – Immediate Data → Destination	SUBI # <data>,<ea></ea></data>
SUBQ	Destination - Immediate Data → Destination	SUBQ # <data>,<ea></ea></data>
SUBX	Destination – Source – X → Destination	SUBX Dx,Dy SUBX -(Ax),-(Ay)
SWAP	Register [31:16] ↔ Register [15:0]	SWAP Dn
TAS	Destination Tested → Condition Codes; 1 → bit 7 of Destination	TAS <ea></ea>
TRAP	$\begin{split} & \text{SSP} - 2 \rightarrow \text{SSP}; \text{Format/Offset} \rightarrow (\text{SSP}); \\ & \text{SSP} - 4 \rightarrow \text{SSP}; \text{PC} \rightarrow (\text{SSP}); \text{SSP-2} \rightarrow \text{SSP}; \\ & \text{SR} \rightarrow (\text{SSP}); \text{Vector Address} \rightarrow \text{PC} \end{split}$	TRAP # <vector></vector>
TRAPV	If V then TRAP	TRAPV
TST	Destination Tested → Condition Codes	TST <ea></ea>
UNLK	$An \rightarrow SP$; $(SP) \rightarrow An$; $SP + 4 \rightarrow SP$	UNLK An

NOTE: d is direction, L or R.

Assembly Language, MAS system and Macs

- See MAS Manual for lab computers
- Assembly language includes
 - Mnemonics for machine instructions
 - Directives for assembler itself
- Macintosh system uses certain conventions to allow "relocatable" instructions
 - Data in separate area
 - Code addresses relative to PC
 - Data addresses relative to A5
- MAS system has subroutines to access Macintosh keyboard and screen
- MAS system allows assembly, running and debugging of code