


Z0
Pr

The Z80 DAFT (Dual-Channel Asynchronous Receiver

GENERAL DESCRIPTION



RCOM) DC2

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Units	Test Conditions
V_{IC}	Clock Input Low Voltage	-0.2 ^a	+0.45 ^a	V	
V_{IC}	Clock Input High Voltage	+0.8 ^a	+5.5 ^a	V	
V_{IL}	Input Low Voltage	-0.2 ^a	+0.8 ^a	V	
V_{IH}	Input High Voltage	+2.0 ^a	+5.5 ^a	V	
V_{OL}	Output Low Voltage	+0.4 ^a	V		$V_{CC} = 2.0 \text{ V}$
V_{OH}	Output High Voltage	+2.4 ^a	V		$V_{CC} = 2.0 \text{ V}$
I_{OL}	Output Low Current	-10 ^a	μA		$0.4 < V_{IC} < 2.4 \text{ V}$
I_{OH}	Output High Current	+10 ^a	μA		$0.4 < V_{IC} < 2.4 \text{ V}$
I_{CC}	Power Supply Current	-40 ^a	100 ^a	μA	


^a $V_{CC} = 2.0 \text{ V}$, $V_{IC} = -0.2 \text{ V}$, $I_{CC} = 0 \text{ A}$

^b Tested
^c Guaranteed by Design
^d Guaranteed by Characterization

AC CHARACTERISTICS^a

Number	Symbol	Parameter	280-4 DART	280-6 DART
1	T_{DC}	Clock Cycle Time	250 ^a	400 ^a
2	T_{CH}	Clock Width (High)	105 ^a	2000 ^a
3	T_{CL}	Clock Width (Low)	30 ^a	15 ^a
4	T_{CQ}	Clock Rise Time	30 ^a	15 ^a
5	T_{CD}	Clock Fall Time	105 ^a	2000 ^a
6	T_{DQ}	CE, C/L, R/L to Clock Setup Time	145 ^a	80 ^a
7	T_{DQ}	CE, C/L, R/L to Clock Hold Time	115 ^a	80 ^a
8	T_{DQ}	CE, C/L, R/L to Data Setup Time	220 ^a	150 ^a
9	T_{DQ}	Data In to Clock Setup Time (Write or M1 Cycle)	50 ^a	30 ^a
10	T_{DQ}	Data In to Clock Hold Time (Write or M1 Cycle)	110 ^a	80 ^a
11	T_{DQ}	CE, C/L, R/L to Data Out Delay (Read Cycle)	180 ^a	100 ^a
12	T_{DQ}	CE, C/L, R/L to Data Out Delay (Write Cycle)	80 ^a	75 ^a
13	T_{DQ}	CE, C/L, R/L to Data Out Delay (M1 Cycle)	140 ^a	120 ^a
14	T_{DQ}	CE, C/L, R/L to Data Out Delay (M2 Cycle)	180 ^a	160 ^a
15	T_{DQ}	CE, C/L, R/L to Data Out Delay (M3 Cycle)	100 ^a	70 ^a
16	T_{DQ}	CE, C/L, R/L to Data Out Delay (M4 Cycle)	100 ^a	70 ^a
17	T_{DQ}	CE, C/L, R/L to Data Out Delay (M5 Cycle)	200 ^a	150 ^a
18	T_{DQ}	CE, C/L, R/L to Data Out Delay (M6 Cycle)	210 ^a	175 ^a
19	T_{DQ}	CE, C/L, R/L to Data Out Delay (M7 Cycle)	120 ^a	100 ^a
20	T_{DQ}	CE, C/L, R/L to Data Out Delay (M8 Cycle)	130 ^a	110 ^a

^a Units in microseconds (μs)
^b Tested
^c Guaranteed by Design
^d Guaranteed by Characterization



AC CHARACTERISTICS (Continued)

Number	Symbol	Parameter	280-4 DART	280-6 DART
1	T_{CH}	Pulse Width (High)	200 ^a	200 ^a
2	T_{CL}	Pulse Width (Low)	200 ^a	200 ^a
3	T_{CH}	CE, C/L, R/L to Clock Setup Time	400 ^a	300 ^a
4	T_{CH}	CE, C/L, R/L to Clock Hold Time	180 ^a	100 ^a
5	T_{CH}	CE, C/L, R/L to Data Setup Time	180 ^a	100 ^a
6	T_{CH}	CE, C/L, R/L to Data Hold Time	300 ^a	220 ^a
7	T_{CH}	CE, C/L, R/L to Data Out Delay (Read Cycle)	5 ^a	5 ^a
8	T_{CH}	CE, C/L, R/L to Data Out Delay (Write Cycle)	5 ^a	5 ^a
9	T_{CH}	CE, C/L, R/L to Data Out Delay (M1 Cycle)	400 ^a	300 ^a
10	T_{CH}	CE, C/L, R/L to Data Out Delay (M2 Cycle)	180 ^a	100 ^a
11	T_{CH}	CE, C/L, R/L to Data Out Delay (M3 Cycle)	180 ^a	100 ^a
12	T_{CH}	CE, C/L, R/L to Data Out Delay (M4 Cycle)	0 ^a	0 ^a
13	T_{CH}	CE, C/L, R/L to Data Out Delay (M5 Cycle)	140 ^a	100 ^a
14	T_{CH}	CE, C/L, R/L to Data Out Delay (M6 Cycle)	10 ^a	10 ^a
15	T_{CH}	CE, C/L, R/L to Data Out Delay (M7 Cycle)	10 ^a	10 ^a
16	T_{CH}	CE, C/L, R/L to Data Out Delay (M8 Cycle)	10 ^a	10 ^a

^a In all modes, the system clock rate must be at least five times the maximum data rate. RESET must be active a minimum of one complete clock cycle.
¹ Units equal to System Clock Period.
² Units in microseconds (μs)
^b Tested
^c Guaranteed by Design
^d Guaranteed by Characterization

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

ZiLOG:

[Z0847006PSG](#) [Z0847004PSG](#) [Z0847006PSC](#)