


MC680000 Microprocessor Hardware

Register set



(a) USER PROGRAMMING MODEL


Privilege Levels

Privilege levels


The CPU, and later the whole family, implemented exactly two levels of privilege. User mode gave access to everything except the interrupt level control. Supervisor privilege gave access to everything. An interrupt always became supervisory. The supervisor bit was stored in the status register, and visible to user programs.

A real advantage of this system was that the supervisor level had a separate stack pointer. This permitted a multitasking system to use very small stacks for tasks, because the designers did not have to allocate the memory required to hold the stack frames of a maximum stack-up of interrupts.


Functional pin layouts



Rd/Wr cycle timing




Data bus buffering




If CPU addr bit 0 = 0, UDS & LDS transfer a 16-bit word on D15 – D0 If CPU addr bit 0 = 1, UDS & LDS transfer a byte on D7 – D0


Bus cycle control flow



Address bus interface



Physical implementation



Read bus with wait states






Figure 7-10 Timing of a read bus cycle with wait states.


Ack & watchdog timer



Synchronous bus cycle timing



Interfacing peripherals




RAM/ROM interface example

Using 6836 ROM (2^{14} x 8) and NEC 43256 SRAM (2^{15} x 8), design a memory interface for a 68000 processor system.

CPU addresses

 $000000 - 007FFF \rightarrow 2^{15} = 32Kbytes ROM$

 $\$010000 - \$01FFFF \rightarrow 2^{16} = 64Kbytes RAM$



Memory Map 68K address leads 20 19 18 17 08 06 05 04 03 02 01 CHIP |ROM1 X IROM2 X Х X Х Х Х IRAM1 Х IRAM2 X X X X X X X X X Χ Χ

UNUSED

Inputs to LS138 Decoder Replaced by UDS, LDS

M6836E16 ROM

A0 – A13 addr. Lines DQ0 – DQ7 data lines

E! = Chip enable

G! = output enable


NEC43256 RAM

A0 – A14 addr. Lines I/O1 – I/O8 data lines

We! = write enable


CS! = chip select

Decoded RAM/ROM interface




MC680000 Microprocessor Software

Register notation in memory



Register notation in memory



MSD = MOST SIGNIFICANT DIGIT LSD = LEAST SIGNIFICANT DIGIT

General instruction formats

ļ	15 14 13 12	11, 10, 9	1				
ᅦ	OP SIZE	OPER	AND		OPERAND		MOVE
2	OPCODE	REG	1	MOD	OPER	AND	ADD, AND, CHP, SUB
3	OPCODE	REG		OP	OPERAND		CHIK, DIVS, LEA, MULS
4	OPCODE	REG		мор	OP	REG	MOVEP
4,	OPCODE	REG	OP	SIZE	OP	REG	ASL ASB, ROL, BOR
6	OPCODE	REG		OPC	ODE REG		ABCD, EXG. SBCD
7	OPCODE	REG	OP		DATA		ΜΟΥΕΩ
8	OPCODE	COUNT	OP	SIZE	OP REG		ASL, ASR, ROL. ROR
9	OPCODE	DATA	OP	SIZE	OPERAND		ADDO, SUBO
10	OPCODE	CONDITIO	M	02	OPERAND		See
11	OPCODE	CONDITIO	IN		DISPLACEMENT		Bec
12	OPCODE	CONDITIO	IN	OI	PCODE	RE G	DBec
13	орс	OPCODE				RAND	ADDI, CHPI, NEG, TST
1.4	(1)	OLCOPL				TAND	MOVEM
15	OPCODE				OPE	LAND	JMP, JSB, NBCD, PEA
16	OPCODE				VI	ECTOR	TRAP
13		OPCODE				REG	EXT, LINK, SWAP, UNLINK
18	OPCODE						NOP, RESET, RTS, TRAPY

Addressing modes

Table 1-1. Data Addressing Modes

Addressing Modes	Generation	Syntax
Register Direct Addressing Data Register Direct Address Register Direct	EA - Dn EA = An	Dn An
Absolute Data Addressing Absolute Short Absolute Long	EA = (Next Word) EA = (Next Two Words)	(xxx).W (xxx).L
Program Counter Relative Addressing Relative with Offset Relative with Index and Offset	EA = (PC) + d ₁₆ EA = (PC) + d ₈	(d ₁₆ ,PC) (d ₈ ,PC,Xn)
Register Indirect Addressing Register Indirect Postincrement Register Indirect Predecrement Register Indirect Register Indirect with Offset Indexed Register Indirect with Offset	EA = (An) EA = (An), An ← An + N An ← An − N, EA = (An) EA = (An) + d ₁₆ EA = (An) + (Xn) + d8	(An) (An)+ -(An) (d16.An) (dg,An,Xn)
Immediate Data Addressing Immediate Quick Immediate	DATA = Next Word(s) Inherent Data	# <data></data>
Implied Addressing Implied Register	EA = SR, USP, SSP, PC	SR, USP, SSP, PC

NOTES:

EA = Effective Address
Dn = Data Register
An = Address Register
() = Contents of
PC = Program Counter

d₈ = 8-Bit Offset (Displacement)
d₁₆ = 16-Bit Offset (Displacement)

N = 1 for byte, 2 for word, and 4 for long word. If An is the stack pointer and the operand size is byte, N = 2 to keep the stack pointer on a word boundary.

← - Replaces

Xn = Address or Data Register Used as Index Register

SR = Status Register
USP = User Stack Pointer
SSP = Supervisor Stack Pointer

(xxx) = Absolute Address

Instruction set functional groups

	MOVE src, dst	Move arc to dat		ASL/ASR #count, dst	Shift dst left/right count bits
	MOVEA src. An	Move arc to An		LSL/LSR #count, dst	Logical shift left/right by count
	MOVEM src, dst	Move multiple registers to/from memory	Shift	ROL/ROR #count, dat	Rotate dat left/right count bits
2	MOVEP src. dst	Move data to/from alternate memory bytes	20 5	ROXL/ROXR #count, dst	
Š	MOVEQ #n, det	Move the constant n to dst (-129 < n < 128)		SWAP Dn	Exchange haives of Dn
2	LEA erc, An	Load effective address of arc to An			
	PEA src	Push effective address onto the stack		TST src	Compare src to zero
	CLR dat	Move zero to dst			Compare src1 and src2 and set flags
	EXG dst1, dst2	Exchange two 32-bit registers	15 0	CMPA arc. An	Compare arc to An and set flags
			Test	CMPM (An)+, (Am)+	
	ADD src, dst	Add arc to dat	0		Compare indirectly and increment registers
,	ADDA src, An	Add src to An		CMPI #n, src	Compare the constant n to src and set flags
	ADDI #n, det	Add the constant n to dst		Lines - Lines	
	ADDQ ≢n, dst	Add the constant n to dat (0 < n < 9)		JMP addr	JMP to addr
	ADDX arc, dat	Add arc and extend bit to dat		BRA addr	Branch to addr
	SUB arc, dat	Subtract arc from dat	-	Bcc addr	Conditional branch based on flags
¥	SUBA src. An	Subtract are from An	150	JSR addr	Jump to subroutine
Ĕ	SUBI #n. dst	Subtract the constant n from dst	Control tra	BSR addr	Branch to subroutine
Anthinetic	SUBQ #n, dst	Subtract the constant n from dst (0 < n < 9)			Return from subroutine
q	SUBX src, dst	Subtract are and extend bit from dat		ATR	Return and restore condition codes
	MULU arc. Dn	Multiply Dn by src (unsigned)		DBcc dnt, addr	Decrement dat and conditional branch
	MULS are, Dn	Multiply Dn by src (signed)		TRAP #n	Initiate a software trap to vector n
	DIVU src, dst	Divide dst by src (unsigned)		TRAPV	Trap on overflow
	DIVS src, dst	Divide dat by src (signed)			
	NEG dat	Negate dst (subtract it from 0)		Scc dst	Set dst according to condition codes
	NEGX dst	Subtract dst and the extend bit from 0			
				BTST src. dst	Test bit specified by src
	ABCD src, dst	Add binary coded decimal numbers	å	BSET src. dst	Test bit specified by src, then set it
9	SBCD src, dst	Subtract binary coded decimal numbers	ä	BCLR src, dst	Test bit specified by src. then clear it
	NBCD dat	Negate binary coded decimal number		BCHG src, dst	Test bit specified by src, then change it
	AND src, dst	Boolean AND of arc into dat		EXT Dn	Sign extend
_	ANDI #n. dst	Boolean AND of the constant n into dst	ä	LINK An, #n	Allocate n stack bytes upon procedure entry
eag	OR src, dst	Boolean OR of arc into dat	Aiscellaneous		Release storage upon procedure exit
Boolean	ORI #n, dst	Boolean OR of the constant n into dst	9		No operation
	EOR src. dst	Boolean exclusive OR of src into dat	2	CHK src, Dn	Check array bounds
	EORI #n, dst	Boolean exclusive OR of the constant n into	-	TAS dst	Test and set for multiprocessor synchronization
	NOT dat	Replace dat with its 1s complement			

Exception vectors

Vector	T	Address			
Number(s)	Dec	Hex	Space	Assignment	
0	0	000	SP	Reset: Initial SSP2	
	4	004	SP	Reset Initial PC2	
2	. 8	008	SD		
3	12	000	SD	Address Error	
4	16	010	SD	lifegal Instruction	
5	20	014	SD	Zero Divide	
6	24	018	SD	CHK Instruction	
. 7	28	010	SD	TRAPV Instruction	
8	32	020	SD	Privilege Violation	
9	36	024	SD	Trace	
10	40	028	SD	Line 1010 Emulator	
11	44	020	SD	Line 1111 Emulator	
121	48	030	SD	(Unassigned, Reserved)	
131	52	034	SD	(Unassigned, Reserved)	
141	56	C38	SD	(Unassigned, Reserved)	
15 60 030		_03C	SD	Uninitialized Interrupt Vector	
16-231	64	040	SD	(Unassigned, Reserved)	
	95	05F		-	
24	96	060	SD	Spunous interrupt3	
25	100	064	SD	Level 1 Interrupt Autovector	
26	104	830	SD	Level 2 Interrupt Autovector	
27	108	06C	SD	Level 3 interrupt Autovector	
28	112	070	SD	Level 4 Interrupt Autovector	
29	116	074	SD	Level 5 Interrupt Autovector	
30	120	078	SD j	Level 6 Interrupt Autovector	
31	124	07C	SD	Level 7 Interrupt Autovector	
32-47	128	080		TRAP Instruction Vectors4	
	191	CBF			
48-631	192	000	SD	(Unassigned, Reserved)	
40.00	255	CFF			
64-255	256	100	SD	User Interrupt Vectors	
2750	1023	3FF		-	

NOTES:

- 1. Vector numbers 12, 13, 14, 16 through 23, and 48 through 63 are reserved for future enhancements by Motorola. No user peripheral devices should be assigned these numbers.
- 2. Reset vector (0) requires four words, unlike the other vectors which only require two words, and is located in the supervisor program space.
- 3. The spurious interrupt vector is taken when there is a bus error indication during interrupt processing 4, TRAP In uses vector number 32+n.


From Wikipedia:

Addressing modes, a concept from computer science, are an aspect of the instruction set architecture in most central processing unit (CPU) designs.

The various addressing modes that are defined in a given instruction set architecture define how machine language instructions in that architecture identify the operand (or operands) of each instruction.

An addressing mode specifies how to calculate the effective memory address of an operand by using information held in registers and/or constants contained within a machine instruction or elsewhere.

Addressing modes



Addressing modes

Mode	Register	Addr. Mode	Assembler syntax
000	Data reg. #	Data reg. Direct	Dn
001	Addr reg. #	Addr reg. Direct	An
010	Addr reg. #	Addr reg. Indirect (ARI)	(An)
011	Addr reg. #	ARI w/post increment	(An)+
100	Addr reg. #	ARI w/pre-decrement	-(An)
101	Addr reg. #	ARI w/displacement	d(An)
110	Addr reg. #	ARI w/index	d(An,Ri.x)
111	000	Absolute short	\$xxxx
111	001	Absolute long	\$xxxx xxxx
111	010	PC w/displacement	d(PC)
111	011	PC w/index	d(PC,Ri.x)
111	100	immediate	#xxxx

Data register direct

Syntax: Dn ← contains the operand

Ex:

Before After

Clr.W D1 FF FF FF FF FF 00 00

Address register direct

Restrictions: cannot be used with .B operation cannot be used for dest. Except for special instructions

Syntax: An ← contains the operand

Ex:
Move.W A3, D5

Before
After

12 34 56 78

D5 FF FF FF FF FF 56 78

Immediate

Syntax: #<constant> ← constant = operand

Ex:

Move.W #\$123A, D1


Immediate data can be: decimal, hex, binary, or octal

Address register indirect (ARI)

Syntax: (An)← operand address = contents of An

Ex: Add.W (A3), D5

D5 = D5 + word at address A3



Addr 001234:

.

22 33 44 Addr 001234:

.

22 33

44


•

*NOTE: only the lower 24 bits Are used for operand address

Address register indirect (ARI)

Ex. 2
Find the sum of 3 consecutive words in memory.
A1 holds the addr. Of the first word.


Assembly code:



```
(A1) Word 1
(A1) + 2 Word 2
(A1) + 4 Word 3
.
```

ARI with post increment

Syntax: (An)+ ← operand address = contents of An, after accessing, An is incremented by 1(.B), 2(.W) or 4(.L)



Addr 001234:	22	Addr 001234:	22
	33		33
	44		44
	•		•
	•		•

ARI with post increment

Ex. 2
Find the sum of 3 consecutive words in memory.
A1 holds the addr. Of the first word.

Assembly code:

```
CLR.L D1 ; SAVE D1 FOR SUM

ADD.W (A1)+,D1 ; STORE PARTIAL SUM

ADD.W (A1)+,D1 ; PARTIAL SUM

ADD.W (A1)+,D1 ; FINAL SUM
```

```
(A1) Word 1
(A1) + 2 Word 2
(A1) + 4 Word 3
.
```

ARI with pre-decrement

Syntax: -(An)← An is decremented 1st by 1, 2, or 4.

Ex: CLR.B **–**(A2)

Addr 001233: 22 33 44 Addr 001234: 00 33 44 4


ARI with displacement

Syntax: d(An) ← d = constant (16 bits)

Operand address = contents of An + d

Ex:

Move.B 6(A5), D3



ARI with displacement

Useful for accessing records:

```
Al contains address of beginning of record

Make salary = 50,000:
    Move.L #50000, 36(A1)

Add 1 to age:
    ADD.W #1, 34(A1)

Add space as start of name:
    Move.B $20, 9(A1)
```


	Record	Size(bytes)	Starting offfset Into memory
(A1)	SS-NO	9	0
	Name	25	9
	AGE	2	34
	Salary	4	36

ARI with Index

Syntax: d(An,Ri.x) ← d = displacement (8-bits); An = Address reg.

Ri = addr or data reg. (index); x = W – 16 bit index; L – 32 bit index

Ex: Clr.B 2(A3, D5.W)



Absolute short, long and immediate

Absolute Short Address

The effective address is specified absolutely. The address can no be larger than 16 bits.

Absolute Long Address

The effective address is specified absolutely. The address is larger than 16 bits.

Immediate Data

The data is specified absolutely.

The maximum size depends on the opcode.

Hex data can be specified using a '\$'.

```
MOVE #6,D0
MOVE #-6,D0
MOVE #$6,D0
MOVE #$-6,D0
```

Program counter w/displacement, index

Program Counter Indirect with Displacement

The effective address is the sum of the content of the program counter and the 16 bit two's complement integer.

Program Counter Indirect with Displacement and Index

The effective address is the sum of the content of the program counter, the 16 bit two's complement integer, and the index register.

The index register can be a data or an address register and it can be a word or a long word in size.

Links to Motorola processor data sheets:

MC68000

http://www.freescale.com/files/32bit/doc/ref manual/MC68000UM.pdf

MC68020

http://cache.freescale.com/files/32bit/doc/ref_manual/MC68020UM.pdf?pspll=1&Parent_nodeId=H966655295119&Parent_pageType=product

MC68030

http://cache.freescale.com/files/32bit/doc/data_sheet/MC68EC030TS.pdf? fasp=1&Parent_nodeId=Y966655342274&Parent_pageType=product

Coldfire

http://www.freescale.com/webapp/sps/site/homepage.jsp?code=PC68KCF