digital



INSTRUCTION LIST

GENERAL REGISTER ADDRESSING

	mode	register
٠.	1 1	1 1

Mode	Description	Symbolic	Time src	(μs) dst
0	register	R	0.0	0.0
1	register deferred	@R or (R)	1.5	1.4
2	auto-increment	(R)+	1.5	1.4
3	auto-increment deferred	@(R)+	2.7	2.6
4	auto-decrement	-(R)	1.5	1.4
5	auto-decrement deferred	@ - (R)	2.7	2.6
6	indexed	+ X(R)	2.7	2.6
7		±X(R) or @(R)		3.8
	(+X	is an index wo	rd)	

PC REGISTER ADDRESSING

mode	7
mode	1

Mode	Description	Symbolic	Time src	(μs) dst
2	immediate	#n	1.5	1.4
3	absolute	@#A	2.7	2.6
6	relative	A	2.7	2.6
7	relative deferred	@ A	3.9	3.8

LEGEND

OP FIELDS

- Byte(1)/Word(0)
- SS Source Field (6 bits)
- **DD** Destination Field
 - (6 bits)
- R Register

XX Offset (8 bits)

- v Inclusive or
 - And

CONDITION CODES

- * Conditionally set
- not affected *
- 0 cleared
- 1 set

TIME

- For all times 0.6µs more if odd byte #0.5µs less if not
 - mode 0

not met

- -1.1us less if conditions for branch
 - °1.2µs more if odd byte
 - All times ± 20%

MNEMO	NIC INSTRUCTION	OP	Cond Codes NZVC	Time (μs)
Double (Operand Group: OPR s	src, dst		
MOV(B)	MOVe	•1SSDD	**0-	2.3
CMP(B)	CoMPare	=2SSDD	****	2.3#
BIT(B)	Blt Test	=3SSDD	**0-	2.9#
BIC(B)	Blt Clear	=4SSDD	**0-	2.9
BIS(B)	Blt Set	=5SSDD	**0-	2.3
ADD	ADD	06SSDD	****	2.3
SUB	SUBtract	16SSDD	****	2.3
Subrouti	ine Call: JSR reg, dst		-	
JSR J	ump to SubRoutine	004RDD		4.4
Subrout	ine Return: RTS reg			
RTS	ReTurn from Subroutine	00020R		3.5
Operate	Group: OPR	-		-
HALT	HALT	000000		1.8
WAIT	Wait for InTerrupt	000001		1.8
RTI	ReTurn from Interrupt	000002	****	4.8
_	breakpoint trap (vector at 14)	000003	****	9.3
IOT	Input/Output Trap (vector at 20)	000004	****	9.3
RESET	RESET	000005		20.0 mse
EMT	EMulator Trap (vector at 30)	104000- 104377	****	9.3
TRAP	TRAP	104400-		

INSTRUCTION	CODE	Cond Codes NZVC	TIME (μs)
erand Group: OPR dst		*.	,
CLea R	- = 050DD	0100	2.3
COMplement	■ 051DD	**01	2.3
INCrement	■ 052DD	***_	2.3
DECrement	■ 053DD	***_	2.3
NEGate	■ 054DD	****	2.3
ADd Carry	■ 055DD	****	2.3
SuBtract Carry	■ 056DD	****	2.3
TeST	■ 057DD	**00	2.3#
ROtate Right	■ 060DD	****	2.3°
ROtate Left	■ 061DD	****	2.3°
Arith. Shift Right	■ 062DD	****	2.3°
Arith. Shift Left	■ 063DD	****	2.3°
JuMP	0001DD		1.2
SWAp Bytes	0003DD	**00	2.3
	CLea R COMplement INCrement DECrement NEGate ADd Carry SuBtract Carry TeST ROtate Right ROtate Left Arith. Shift Right Jump	CLea R = 050DD COMplement = 051DD INCrement = 052DD DECrement = 053DD NEGate = 054DD ADd Carry = 055DD SuBtract Carry = 056DD TeST = 057DD ROtate Right = 060DD ROtate Left = 061DD Arith. Shift Right = 062DD Arith. Shift Left = 063DD Jump = 0001DD	CLea R = 050DD 0100 COMplement = 051DD ***01 INCrement = 052DD ***- DECrement = 053DD ***- NEGate = 054DD **** ADd Carry = 055DD **** SuBtract Carry = 056DD **** TeST = 057DD **00 ROtate Right = 060DD **** Arith. Shift Right = 062DD **** Arith. Shift Left = 063DD **** Jump = 0001DD ****

Condition Codes Operator: OPR

Condition Code Operators set or clear condition code bits. Indicated bits are set if $\mathsf{S}=1$ and cleared otherwise.

0

1.5

CLC	CLEAR C	000241	0	1.5
CLV	CLEAR V	000242	0-	1.5
CLZ	CLEAR Z	000244	-0	1.5
CLN	CLEAR N	000250	0	1.5
SEC	SET C	000261	1	1.5
SEV	SET V	000262	1-	1.5
SEZ	SET Z	000264	-1	1.5
SEN	SET N	000270	1	1.5
	No Operation	000240		1,5
	No Operation	000260		1.5

MNEMONIC	INSTRUCTION	CODE	TIME (μs)
Conditional	Branches: B — — loc		
BR	BRanch always	000400 + XXX	2.6
BNE	Branch if Not Equal (zero) (Z=0)	001000+XXX	2.6
BEQ	Branch if EQual (zero) (Z=1)	001400+XXX	2.6
BGE	Branch if Greater or Equal (zero) (N+V=0)	002000+XXX	2.6
BLT	Branch if Less Than (zero) (N+V=1)	002400+XXX	2.6
BGT	Branch if Greater Than (zero) (Zv(N+V)=0)	003000+XXX	2.6
BLE	Branch if Less or Equal (zero) (Zv(N+V)=1)	003400+XXX	2.6
BPL	Branch if PLus (N=0)	100000+XXX	2.6
BMI	Branch if MInus (N=1)	100400 + XXX	2.6
ВНІ	Branch if Higher (CVZ=0)	101000 + XXX	2.6
BLOS	Branch if LOwer or Same (CvZ=1)	101400 + XXX	2.6
BVC	Branch if oVerflow Clear (V=0)	102000 + XXX	2.6
BVS	Branch if oVerflow Set (V=1)	102400 + XXX	2.6
BCC (or BHIS)	Branch if Carry Clear (C=0)	103000 + XXX	2.6
BCS (or BLO)	Branch if Carry Set (C=1)	103400 + XXX	2.6

INSTRUCTION FORMATS

double operand group: OPR src, dst

XXX Offset (8 bits)

subroutine call: JSR reg, dst subroutine return: RTS reg

single operand group: OPR dst condition code operators: OPR

conditional branches: Bxx loc

Н	ARDWARE M	ultiply—Divide	e (KEII-A)
OP/REG	ADDRESS	READ	WRITE
DIV Divide	777300	READ ZERO'S	LOAD DIVISOR, START DIVIDE
AC	777302	READ AC	LOAD AC
MQ	777304	READ MQ	LOAD MQ, SIGN EXTENDS INTO AC
MUL Multiply	777306	READ ZERO'S	LOAD MULTIPLICAN START MULTIPLY
SC SR	777310 777311	READ SC AND SR	LOAD SC AND LOAD SR BITS 0, 6,7
NOR Normalize	777312	READ SC	START NORMALIZE
LSH Logical Shift	777314	READ ZERO'S	LOAD SC, START LOGICAL SHIFT
ASH Arithmetic Shift	777316	READ ZERO'S	LOAD SC, START ARITHMETIC SHIFT

PROCESSOR REGISTER ADDRESSES

General Regist	ers
(Addressable	only
by console)	

R0—177700 R1—177701 R2—177702 R3—177703 R4—177704 R5—177705

R4—177704 R5—177705 R6—177706 R7—177707

Console Switches

(Addressable only by processor and console)

SWR-177570

Processor Status

(Addressable only by processor and console) PS-177776

	_						
unused		priority I I	t	n	Z	٧	С
15	8	7 5	4	3	2	4	_

DEVICE REGISTER ADDRESSES

	Device	CSR	DBR	VECTOR	
	Teletype Keyboard	177560	177562	60 BR4	
	Teletype Printer	177564	177566		
	Reader (PC11)	177550	177552	70 BR4	
	Punch (PC11)	177554	177556		
	Line Clock (KW11-L)	177546		100 BR6	
	Line Printer (LP11)	177514	177516	200 BR4	
	DECtape (TC11/TU56)	177340	177350	214 BR5	
	Control	177342			
	Word Count	177344			
	Current Address	177346			
	DECdisk (RC11/RS64)	177444	177456	210 BR5	
		177446			
	Look Ahead	177440			
	Disk Address	177442			
	Word Count	177450			
	Current Address	177452			
	Maintenance	177454			
	DECdisk (RF11/RS11)	177460	177472	204 BR5	
	Word Count	177462			
	Current Address	177464			
	Disk Address	177466			
	Disk Address Ext.	177470			
	Maintenance	177474			
	Disk Segment	177476			
			1 450	011175	
		1	OLUTE		
,				ADEIX	
	BOOTSTRAP LOA	DER	START ADDRESS		

		~				
LOC	CONT	LOC	CONT	* 500		
*744 *746	16701 26	*764 *766	2 *400	MEM SIZE		_
*750 *752	12702 352	*770 *772	5267 177756	4K	17	
*754	5211	*774	765	8K 12K	37 57	
*756 *760	105711 100376	*776	177560 (TK)	16K	77	
*762	116162		or 177550	20K	117	
			(PR)	24K 28K	137 157	

ODT SUMMARY

ODT indicates readiness to accept commands by typing * or by opening a location by printing its contents.

ODT-11

n/

n/	opens word n
/	reopens last word opened
CR	closes open location
LF	opens next location
↑	opens previous location
←	opens relatively addressed word
n;G	goes to word n and starts execution
n;B	sets breakpoint at word n
;B	removes breakpoint
\$B/	opens breakpoint status word
;P	proceeds from breakpoint
k;P	proceeds from breakpoint, stops on $k^{\rm th}$ encounter
\$M/	opens mask for word search
n;W	searches for words which match n
n;E	searches for words which address word n
(contents) m;0	calculates offsets of n with respect to \mathbf{m}

ODT-11X—In addition to the commands of the regular version, the extended version has the following:

n\	opens byte
\	reopens last byte opened
@	opens the absolutely addressed word
>	opens the word to which the branch refers
<	opens next location of previous sequence
n;mB	(m between 0 and 7) sets breakpoint m at word n
;mB	removes breakpoint m
;B	removes all breakpoints
\$B/	opens breakpoint 0 status word

ASCII 7-Bit Octal Code	Char.	ASCII 7-Bit Octal Code	Char.	ASCII 7-Bit Octal Code	Char.	ASCII 7-Bit Octal Code	Char.
000	NUL	040	SP	100	@	140	4 .
	A SOH	041	1	101	Α	141	а
002 4	₿ STX	042	"	102	В	142	b
003	C ETX	043	#	103	С	143	С
004	₿ EOT	044	\$	104	D	144	d
005	£ ENQ	045	%	105	E	145	е
006	FACK	046	&	106	F	146	f
007	6 BEL	047	,	107	G	147	g
010	H BS	050	(110	Н	150	h
011	I HT	051)	111	1 ,	151	i
012	LF	052	4 1	112	J	152	j
013	K VT	053	+	113	K	153	k
014	L FF	054	,	114	L	154	1
015	CR	055		115	M	155	m
016	N SO	056		116	N	156	n
017	o SI	057	/	117	0	157	0
0204	POLE	7060	0	120	P	160	р
021	© DC1	061	1	121	Q	161	q
022	R DC2	062	2	122	R	162	r
023	S DC3	063	3	123	S	163	s
024	T DC4	064	4	124	T	164	t
025	U NAK	065	5	125	U	165	u
026	V SYN	066	6	126	V	166	V
	W ETB	067	7	127	W	167	W
030	X CAN	070	8	130	X	170	X
031	YEM	071	9	131	Y	171	У
032	えSUB	072	:	132	Z	172	Z
033	ESC	073	;	133	[173	{
034	FS	074	<	134	\	174 175	
035	GS	075	= ,	135]	176	~
036	RS	076	> 1	136	1	177	DEL
037	US	077	?	137		1//	DEL