

Zilog Z80 CPU Specifications

by Sean Young (syoun@cs.vu.nl)

Last update: September 21, 1997

Opcode Prefixes

There are four different opcode prefixes: CB, DD, ED and FD. If an opcode begins the DD prefix, the IX register is used in stead of the HL register and likewise the FD prefix results in use of the IY register in stead of the HL register. If HL refers to memory address, (e.g. LD A, (HL)), an offset d is added to the opcode (e.g. LD A, (IX + d)). If the instruction uses the H or L register, the high order byte or the low order byte of the IX or IY register is used. There are two exceptions to this rule, though: the EXX and EX DE, HL instructions. These instructions cannot be changed with a DD or FD prefix. If the instruction does not use the HL, H or L register, the instruction is executed as without the DD or FD prefix (except for the DDCB and FDCB opcode prefixes). Multiple DDs or FDs after each other operate like NOPs. If a instruction is preceded by an ED, a new set of instructions is used (see Opcode list). If the opcode is not listed, it will operate as two NOPs. Similarly the CB, FDCB and the DDCB select a new instruction set, though every possible instruction has a function and is listed.

The IM 0/1 and RETI/N instructions

The opcode list shows these two strange instructions. They are unofficial, and because both possibilities operate exactly the same way on a MSX, I can not determine which one they are. It is not important on a MSX though, but if anyone knows which one they are, please let me know.

Registers

The Z80 has the following (accessible) registers:

I, R, A, F, BC, DE, HL, IX, IY, SP, PC, AF', BC', DE' and HL'.

The R register is for memory refresh. It is increased by 1 after every instruction, whereby the CB, DD, DDCB, ED, FD and FDCB prefixes are viewed as separate instructions. Bit 7 is never modified, but it can be changed with LD A,R.

The F register is the flag register. It has the following structure:

- Bit 7: The S flag: if the result of the operation is negative, this flag is high. This is a copy of the MSB of the result of the operation.
 - Bit 6: The Z flag: if the result is zero, this flag is high.
 - Bit 5: This bit has no official name. Throughout this document it is referred to as 'b5'. It is a copy of bit 5 of the result of the operation.
 - Bit 4: The H flag. This is the carry from bit 3 to bit 4 of the operation. Used with DAA instruction.
 - Bit 3: This bit has no official name. Throughout this document it is referred to as 'b3'. It is a copy of bit 3 of the result of the operation.
 - Bit 2: The P/V flag. It contains the overflow (high if two's complements result does not fit in register) or the parity (parity of number of high bits in result of operation). See description of instructions for which one.
 - Bit 1: The N flag. It is high if the last operation was an subtraction, otherwise it was an addition. Used with DAA instruction.
 - Bit 0: The C flag. If the result of the operation does not fit in the register, this bit is high.
- Sometimes the flags have other meanings. See descriptions of instructions for details.

Interrupts

There are two types of interrupts: mask-able and non mask-able, and there are two flip-flops associated with interrupts: IFF₁ and IFF₂. DI resets both and EI sets both. If IFF₁ is set then mask-able interrupts are accepted. When a non mask-able interrupt occurs, the IFF₁ is reset, so disabling mask-able interrupts. When the CPU returns from a non mask-able interrupt (with RETN) the IFF₂ is copied into IFF₁ (and thus restored). Only IFF₂ can be read (with LD A, I and LD A, R IFF₂ is copied into the P/V flag).

MSX Specific: non mask-able interrupts never occur in a MSX, so the two interrupt flip-flops are always identical. Viewing the CPU as though it has one Interrupt flip-flop is not incorrect.

Interrupt Modes

Interrupt modes can be set with the IM x instructions. They only affect mask-able interrupts. When a mask-able interrupt occurs, the interrupting device must supply a value.

Interrupt Mode 0:

The value the interrupting device supplies is interpreted as an 8 bit opcode which is executed (usually RST p instructions).

Interrupt Mode 1:

A call is made to address 38h. The value the interrupting device supplies is ignored.

Interrupt Mode 2:

A call is made to an address read from address (register I × 256 + value from interrupting device).

MSX Specific: The MSX has one interrupting device (the VDP), which always provides value FFh (instruction RST 38h), so the MSX operates the same in Interrupt Mode 0 as in 1. In IM 2 a call is made to an address read from address (register I × 256 + FFh).

Instructions Descriptions

8 bit Load Group

Mnemonic	Symbolic Operation	Flags								Opcode				Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
		S	Z	F5	H	F3	P/V	N	C	76	543	210						
LD r, r'	r ← r'	•	•	•	•	•	•	•	•	01	r	r'		1	1	4	<u>r, r'</u> <u>Req.</u>	
LD p, p'	p ← p'	•	•	•	•	•	•	•	•	11	011	101	DD	2	2	8	000 B	
										01	p	p'					001 C	
LD q, q'	q ← q'	•	•	•	•	•	•	•	•	11	111	101	FD	2	2	8	010 D	
										01	q	q'					011 E	
LD r, n	r ← n	•	•	•	•	•	•	•	•	00	r	110		2	2	7	100 H	
										←	n	→					101 L	
LD p, n	p ← n	•	•	•	•	•	•	•	•	11	011	101	DD	3	3	11	111 A	
										00	p	110						
										←	n	→					<u>p, p'</u> <u>Req.</u>	
LD q, n	q ← n	•	•	•	•	•	•	•	•	11	111	101	FD	3	3	11	000 B	
										00	q	110					001 C	
										←	n	→					010 D	
LD r, (HL)	r ← (HL)	•	•	•	•	•	•	•	•	01	r	110		1	2	7	011 E	
LD r, (IX + d)	r ← (IX + d)	•	•	•	•	•	•	•	•	11	011	101	DD	3	5	19	100 IX _H	
										01	r	110					101 IX _L	
										←	d	→					111 A	
LD r, (IY + d)	r ← (IY + d)	•	•	•	•	•	•	•	•	11	111	101	FD	3	5	19		
										01	r	110					<u>q, q'</u> <u>Req.</u>	
										←	d	→					000 B	
LD (HL), r	(HL) ← r	•	•	•	•	•	•	•	•	01	110	r		1	2	7	001 C	
LD (IX + d), r	(IX + d) ← r	•	•	•	•	•	•	•	•	11	011	101	DD	3	5	19	010 D	
										01	110	r					011 E	
										←	d	→					100 IY _H	
LD (IY + d), r	(IY + d) ← r	•	•	•	•	•	•	•	•	11	111	101	FD	3	5	19	101 IY _L	
										01	110	r					111 A	
										←	d	→						
LD (HL), n	(HL) ← n	•	•	•	•	•	•	•	•	00	110	110	36	2	3	10		
										←	n	→						
LD (IX + d), n	(IX + d) ← n	•	•	•	•	•	•	•	•	11	011	101	DD	4	5	19		
										00	110	110	36					
										←	d	→						
										←	n	→						
LD (IY + d), n	(IY + d) ← n	•	•	•	•	•	•	•	•	11	111	101	FD	4	5	19		
										00	110	110	36					
										←	d	→						
										←	n	→						
LD A, (BC)	A ← (BC)	•	•	•	•	•	•	•	•	00	001	010	0A	1	2	7		
LD A, (DE)	A ← (DE)	•	•	•	•	•	•	•	•	00	011	010	1A	1	2	7		
LD A, (nn)	A ← (nn)	•	•	•	•	•	•	•	•	00	111	010	3A	3	4	13		
										←	n	→						
										←	n	→						
LD (BC), A	(BC) ← A	•	•	•	•	•	•	•	•	00	000	010	02	1	2	7		
LD (DE), A	(DE) ← A	•	•	•	•	•	•	•	•	00	010	010	12	1	2	7		
LD (nn), A	(nn) ← A	•	•	•	•	•	•	•	•	00	110	010	32	3	4	13		
										←	n	→						
										←	n	→						
LD A, I	A ← I	↑	↑	↑	0	↑	IFF ₂	0	•	11	101	101	ED	2	2	9		
										01	010	111	57					
LD A, R	A ← R	↑	↑	↑	0	↑	IFF ₂	0	•	11	101	101	ED	2	2	9	R is read after it is increased.	
										01	011	111	5F					
LD I, A	I ← A	•	•	•	•	•	•	•	•	11	101	101	ED	2	2	9		
										01	000	111	47					
LD R, A	R ← A	•	•	•	•	•	•	•	•	11	101	101	ED	2	2	9	R is written after it is increased.	
										01	001	111	4F					
Notes:	r, r' means any of the registers A, B, C, D, E, H, L. p, p' means any of the registers A, B, C, D, E, IX _H , IX _L . q, q' means any of the registers A, B, C, D, E, IY _H , IY _L . dd _L , dd _H refer to high order and low order eight bits of the register respectively. * means unofficial instruction.																	
Flag Notation:	• = flag is not affected, 0 = flag is reset, 1 = flag is set, ↑ = flag is set according to the result of the operation. IFF ₂ = the interrupt flip-flop 2 is copied.																	

16 bit Load Group

	Symbolic	Flags								Opcode				No. of	No. of M	No. of T		
Mnemonic	Operation	S	Z	F5	H	F3	P/V	N	C	76	543	210	Hex	Bytes	Cycles	States	Comments	
LD dd, nn	dd ← nn	•	•	•	•	•	•	•	•	00	dd0	001		3	3	10	dd	Pair
										←	n	→					00	BC
										←	n	→					01	DE
LD IX, nn	IX ← nn	•	•	•	•	•	•	•	•	11	011	101	DD	4	4	14	02	HL
										00	110	001	21				03	SP
										←	n	→						
										←	n	→						
LD IY, nn	IY ← nn	•	•	•	•	•	•	•	•	11	111	101	FD	4	4	14		
										00	110	001	21					
										←	n	→						
										←	n	→						
LD HL, (nn)	L ← (nn) H ← (nn+1)	•	•	•	•	•	•	•	•	00	101	010	2A	3	5	16		
										←	n	→						
										←	n	→						
LD dd, (nn)	dd _L ← (nn) dd _H ← (nn+1)	•	•	•	•	•	•	•	•	11	101	101	ED	4	6	20		
										01	dd1	011						
										←	n	→						
										←	n	→						
LD IX, (nn)	IX _L ← (nn) IX _H ← (nn+1)	•	•	•	•	•	•	•	•	11	011	101	DD	4	6	20		
										00	101	010	2A					
										←	n	→						
										←	n	→						
LD IY, (nn)	IY _L ← (nn) IY _H ← (nn+1)	•	•	•	•	•	•	•	•	11	111	101	FD	4	6	20		
										00	101	010	2A					
										←	n	→						
										←	n	→						
LD (nn), HL	(nn) ← L (nn+1) ← H	•	•	•	•	•	•	•	•	00	100	010	22	3	5	16		
										←	n	→						
										←	n	→						
LD (nn), dd	(nn) ← dd _L (nn+1) ← dd _H	•	•	•	•	•	•	•	•	11	101	101	DD	4	6	20		
										01	dd0	011						
										←	n	→						
										←	n	→						
LD (nn), IX	(nn) ← IX _L (nn+1) ← IX _H	•	•	•	•	•	•	•	•	11	011	101	DD	4	6	20		
										00	100	010	22					
										←	n	→						
										←	n	→						
LD (nn), IY	(nn) ← IY _L (nn+1) ← IY _H	•	•	•	•	•	•	•	•	11	111	101	FD	4	6	20		
										00	100	010	22					
										←	n	→						
										←	n	→						
LD SP, HL	SP ← HL	•	•	•	•	•	•	•	•	11	111	001	F9	1	1	6		
LD SP, IX	SP ← IX	•	•	•	•	•	•	•	•	11	011	101	DD	2	2	10		
										11	111	001	F9					
LD SP, IY	SP ← IY	•	•	•	•	•	•	•	•	11	111	101	FD	2	2	10		
										11	111	001	F9					
PUSH qq	SP ← SP - 1 (SP) ← qq _H SP ← SP - 1 (SP) ← qq _L	•	•	•	•	•	•	•	•	11	qq0	101		1	3	11	qq	Pair
																	00	BC
																	01	DE
																	10	HL
PUSH IX	SP ← SP - 1 (SP) ← IX _H SP ← SP - 1 (SP) ← IX _L	•	•	•	•	•	•	•	•	11	011	101	DD	2	4	15	11	AF
										11	100	101	E5					
PUSH IY	SP ← SP - 1 (SP) ← IY _H SP ← SP - 1 (SP) ← IY _L	•	•	•	•	•	•	•	•	11	111	101	FD	2	4	15		
										11	100	101	E5					
POP qq	(SP) ← qq _L SP ← SP + 1 (SP) ← qq _H SP ← SP + 1	•	•	•	•	•	•	•	•	11	qq0	001		1	3	10		
POP IX	(SP) ← IX _L SP ← SP + 1 (SP) ← IX _H SP ← SP + 1	•	•	•	•	•	•	•	•	11	011	101	DD	2	4	14		
										11	100	001	E1					
POP IY	(SP) ← IY _L SP ← SP + 1 (SP) ← IY _H SP ← SP + 1	•	•	•	•	•	•	•	•	11	111	101	FD	2	4	14		
										11	100	001	E1					

Notes: dd is any of the register pair BC, DE, HL, SP.

qq is any of the register pair BC, DE, HL, AF.

Flag Notation: • = flag is not affected, 0 = flag is reset, 1 = flag is set, ↑ = flag is set according to the result of the operation.

Exchange, Block Transfer and Search Groups

[illegible]

8 bit Arithmetic and Logical Group

Mnemonic	Symbolic Operation	Flags								Opcode 76 543 210	Hex	No.of Bytes	No.of M Cycles	No.of T States	Comments
		S	Z	F5	H	F3	P/V	N	C						
ADD A, r	$A \leftarrow A + r$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	0	\uparrow	10 000 r		1	1	4	r Reg. p Reg.
ADD A, p*	$A \leftarrow A + p$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	0	\uparrow	11 011 101 10 000 p	DD	2	2	8	000 B 000 B 001 C 001 C
ADD A, q*	$A \leftarrow A + q$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	0	\uparrow	11 111 101 10 000 q	FD	2	2	8	010 D 010 D 011 E 011 E
ADD A, n	$A \leftarrow A + n$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	0	\uparrow	11 000 110 $\leftarrow n \rightarrow$		2	2	8	100 H 100 IX _H 101 L 101 IX _H
ADD A, (HL)	$A \leftarrow A + (HL)$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	0	\uparrow	10 000 110		1	2	7	111 A 111 A
ADD A, (IX + d)	$A \leftarrow A + (IX + d)$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	0	\uparrow	11 011 101 10 000 110 $\leftarrow d \rightarrow$	DD	3	5	19	
ADD A, (IY + d)	$A \leftarrow A + (IY + d)$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	0	\uparrow	11 111 101 10 000 110 $\leftarrow d \rightarrow$	FD	3	5	19	
ADC A, s	$A \leftarrow A + s + CY$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	0	\uparrow	001					s is any of r, n, (HL), (IX+d), (IY+d), p, q as shown for the ADD instruction. The underlined bits replace the underlined bits in the ADD set.
SUB A, s	$A \leftarrow A - s$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	1	\uparrow	010					
SBC A, s	$A \leftarrow A - s - CY$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	1	\uparrow	011					
AND s	$A \leftarrow A \text{ AND } s$	\uparrow	\uparrow	\uparrow	1	\uparrow	P	0	0	100					
OR s	$A \leftarrow A \text{ OR } s$	\uparrow	\uparrow	\uparrow	0	\uparrow	P	0	0	110					
XOR s	$A \leftarrow A \text{ XOR } s$	\uparrow	\uparrow	\uparrow	0	\uparrow	P	0	0	101					
CP s	$A - s$	\uparrow	\uparrow	\uparrow ¹	\uparrow	\uparrow ¹	V	1	\uparrow	111					
INC r	$r \leftarrow r + 1$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	0	•	00 r 100		1	1	4	
INC p*	$p \leftarrow p + 1$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	0	•	11 011 101 00 p 100	DD	2	2	8	
INC q*	$q \leftarrow q + 1$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	0	•	11 111 101 00 q 100	FD	2	2	8	
INC (HL)	$(HL) \leftarrow (HL) + 1$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	0	•	00 110 100		1	3	11	010 D 011 E
INC (IX + d)	$(IX + d) \leftarrow (IX + d) + 1$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	0	•	11 011 101 00 110 100 $\leftarrow d \rightarrow$	DD	3	6	23	100 IY _H 101 IY _L 111 A
INC (IY + d)	$(IY + d) \leftarrow (IY + d) + 1$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	0	•	11 111 101 00 110 100 $\leftarrow d \rightarrow$	FD	3	6	23	
DEC m	$m \leftarrow m - 1$	\uparrow	\uparrow	\uparrow	\uparrow	\uparrow	V	1	•	101					m is any of r, p, q, (HL), (IX+d), (IY+d), as shown for the INC instruction. DEC same format and states as INC. Replace 100 with 101 in opcode.

Notes:

¹ F5 and F3 are copied from the operand (s), not from the result of (A - s).

The V symbol in the P/V flag column indicates that the P/V flags contains the overflow of the operation. Similarly the P symbol indicates parity.

r means any of the registers A, B, C, D, E, H, L.

p means any of the registers A, B, C, D, E, IX_H, IX_L.

q means any of the registers A, B, C, D, E, IY_H, IY_L.

dd_L, dd_H refer to high order and low order eight bits of the register respectively.

CY means the carry flip-flop.

* means unofficial instruction.

Flag Notation:

• = flag is not affected, 0 = flag is reset, 1 = flag is set, \uparrow = flag is set according to the result of the operation.

16 bit Arithmetic Group

Mnemonic	Symbolic Operation	Flags								Opcode				Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
		S	Z	F5	H	F3	P/V	N	C	76	54	3	210					
ADD HL, ss	HL ← HL + ss	•	•	↕ ²	↕ ²	↕ ²	•	0	↕ ¹	00	ss	1	001		1	3	11	ss Reg.
ADC HL, ss	HL ← HL + ss + CY	↕ ¹	↕ ¹	↕ ²	↕ ²	↕ ²	V ¹	0	↕ ¹	11	101	101		ED	2	4	15	00 BC
										01	ss	1	010					01 DE
SBC HL, ss	HL ← HL - ss - CY	↕ ¹	↕ ¹	↕ ²	↕ ²	↕ ²	V ¹	1	↕ ¹	11	101	101		ED	2	4	15	10 HL
										01	ss	0	010					11 SP
ADD IX, pp	IX ← IX + pp	•	•	↕ ²	↕ ²	↕ ²	•	0	↕ ¹	11	011	101		DD	2	4	15	pp Reg.
										00	pp	1	001					00 BC
ADD IY, rr	IY ← IY + rr	•	•	↕ ²	↕ ²	↕ ²	•	0	↕ ¹	11	111	101		FD	2	4	15	01 DE
										00	rr	1	001					01 DE
INC ss	ss ← ss + 1	•	•	•	•	•	•	•	•	00	ss	0	011		1	1	6	10 IX
INC IX	IX ← IX + 1	•	•	•	•	•	•	•	•	11	011	101		DD	2	2	10	11 SP
										00	100	011		23				
INC IY	IY ← IY + 1	•	•	•	•	•	•	•	•	11	111	101		FD	2	2	10	rr Reg.
										00	100	011		23				00 BC
DEC ss	ss ← ss - 1	•	•	•	•	•	•	•	•	00	ss	1	011		1	1	6	01 DE
DEC IX	IX ← IX - 1	•	•	•	•	•	•	•	•	11	011	101		DD	2	2	10	10 IY
										00	101	011		2B				11 SP
DEC IY	IY ← IY - 1	•	•	•	•	•	•	•	•	11	111	101		FD	2	2	10	
										00	101	011		2B				

Notes: The V symbol in the P/V flag column indicates that the P/V flags contains the overflow of the operation.
ss means any of the registers BC, DE, HL, SP.
pp means any of the registers BC, DE, IX, SP.
rr means any of the registers BC, DE, IY, SP.
16 bit additions are performed by first adding the two low order eight bits, and then the two high order eight bits.
¹ Indicates the flag is affected by the 16 bit result of the operation.
² Indicates the flag is affected by the 8 bit addition of the high order eight bits.
CY means the carry flip-flop.

Flag Notation: • = flag is not affected, 0 = flag is reset, 1 = flag is set, ↕ = flag is set according to the result of the operation.

General Purpose Arithmetic and CPU Control Groups

Mnemonic	Symbolic Operation	Flags								Opcode				Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
		S	Z	F5	H	F3	P/V	N	C	76	54	3	210					
DAA	Converts A into packed BCD following add or subtract with BCD operands.	↕	↕	↕	↕	↕	P	•	↕	00	100	111		27	1	1	4	
CPL	A ← \overline{A}	•	•	↕ ¹	1	↕ ¹	•	1	•	00	101	111		2F	1	1	4	One's complement.
NEG ⁴	A ← 0 - A	↕	↕	↕	↕	↕	V	1	↕	11	101	101		ED	2	2	8	Two's complement.
										01	000	100		44				
CCF	CY ← \overline{CY}	•	•	↕ ¹	↕ ²	↕ ¹	•	0	↕	00	111	111		3F	1	1	4	Complement carry flag.
SCF	CY ← 1	•	•	↕ ¹	0	↕ ¹	•	0	1	00	110	111		37	1	1	4	
NOP	No operations	•	•	•	•	•	•	•	•	00	000	000		00	1	1	4	
HALT	CPU halted	•	•	•	•	•	•	•	•	01	110	110		76	1	1	4	
DI ³	IFF ₁ ← 0	•	•	•	•	•	•	•	•	11	110	011		F3	1	1	4	
	IFF ₂ ← 0																	
EI ³	IFF ₁ ← 1	•	•	•	•	•	•	•	•	11	111	011		FB	1	1	4	
	IFF ₂ ← 1																	
IM 0 ⁴	Set interrupt mode 0	•	•	•	•	•	•	•	•	11	101	101		ED	2	2	8	
										01	000	110		46				
IM 1 ⁴	Set interrupt mode 1	•	•	•	•	•	•	•	•	11	101	101		ED	2	2	8	
										01	010	110		56				
IM 2 ⁴	Set interrupt mode 2	•	•	•	•	•	•	•	•	11	101	101		ED	2	2	8	
										01	011	110		5E				

Notes: The V symbol in the P/V flag column indicates that the P/V flags contains the overflow of the operation. Similarly the P symbol indicates parity.
¹ F5 and F3 are a copy of bit 5 and 3 of register A
² H contains the previous carry state (after instruction H ↔ C)
³ No interrupts are issued directly after a DI or EI.
⁴ This instruction has other unofficial opcodes, see Opcodes list.
CY means the carry flip-flop.

Flag Notation: • = flag is not affected, 0 = flag is reset, 1 = flag is set, ↕ = flag is set according to the result of the operation.

Rotate and Shift Group

Mnemonic	Symbolic Operation	Flags								Opcode 76 543 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
		S	Z	F5	H	F3	P/V	N	C						
RLCA		•	•	↓	0	↓	•	0	↓	00 000 111	07	1	1	4	
RLA		•	•	↓	0	↓	•	0	↓	00 010 111	17	1	1	4	
RRCA		•	•	↓	0	↓	•	0	↓	00 001 111	0F	1	1	4	
RRA		•	•	↓	0	↓	•	0	↓	00 011 111	1F	1	1	4	
RLC r		↓	↓	↓	0	↓	P	0	↓	11 001 011 00 000 r	CB	2	2	8	r Reg. 000 B
RLC (HL)		↓	↓	↓	0	↓	P	0	↓	11 001 011 00 000	CB	2	4	15	001 C 010 D
RLC (IX + d)		↓	↓	↓	0	↓	P	0	↓	11 011 101 11 001 011	DD CB	4	6	23	011 E 100 H 101 L 111 A
RLC (IY + d)		↓	↓	↓	0	↓	P	0	↓	← d → 00 000 110 11 111 101 11 001 011	FD CB	4	6	23	
LD r,RLC (IX + d)*	r ← (IX + d) RLC r (IX + d) ← r	↓	↓	↓	0	↓	P	0	↓	← d → 00 000 r 110 11 011 101 11 001 011	DD CB	4	6	23	
LD r,RLC (IY + d)*	r ← (IY + d) RLC r (IY + d) ← r	↓	↓	↓	0	↓	P	0	↓	← d → 00 000 r 11 111 101 11 001 011	FD CB	4	6	23	
RL m		↓	↓	↓	0	↓	P	0	↓	00 000 r 010					Instruction format and states are the same as RLC. Replace 000 with new number.
RRC m		↓	↓	↓	0	↓	P	0	↓	001					
RR m		↓	↓	↓	0	↓	P	0	↓	011					
SLA m		↓	↓	↓	0	↓	P	0	↓	100					
SLL m*		↓	↓	↓	0	↓	P	0	↓	110					
SRA m		↓	↓	↓	0	↓	P	0	↓	101					
SRL m		↓	↓	↓	0	↓	P	0	↓	111					
RLD		↓	↓	↓	0	↓	P	0	•	11 101 101 01 101 111	ED 6F	2	5	18	
RRD		↓	↓	↓	0	↓	P	0	•	11 101 101 01 100 111	ED 67	2	5	18	

Notes: The P symbol in the P/V flag column indicates that the P/V flags contains the parity of the result.
r means any of the registers A, B, C, D, E, H, L.

* means unofficial instruction.

CY means the carry flip-flop.

Flag Notation: • = flag is not affected, 0 = flag is reset, 1 = flag is set, ↓ = flag is set according to the result of the operation.

Bit Manipulation Group

[illegible]

Input and Output Groups

[illegible]

Jump Group

Mnemonic	Symbolic Operation	Flags								Opcode			Hex	No.of Bytes	No.of M Cycles	No.of T States	Comments
		S	Z	F5	H	F3	P/V	N	C	76	543	210					
JP nn	PC ← nn	•	•	•	•	•	•	•	•	11	000	011	C3	3	3	10	
JP cc, nn	if cc is true, PC ← nn	•	•	•	•	•	•	•	← n →	11	ccc	010		3	3	10	<u>ccc Condition</u>
									← n →								000 NZ
									← n →								001 Z
									← n →								010 NC
									← n →								011 C
									← n →								100 PO
									← n →								101 PE
									← n →								110 P
JR e	PC ← PC + e	•	•	•	•	•	•	•	•	00	011	000	18	2	3	12	111 M
JR ss, e	if ss is true	•	•	•	•	•	•	•	•	00	ss	000		2	3	12	if ss is true
	PC ← PC + e									← e - 2 →				2	2	7	if ss is false
JP HL	PC ← HL	•	•	•	•	•	•	•	•	11	101	001	E9	1	1	4	
JP IX	PC ← IX	•	•	•	•	•	•	•	•	11	011	101	DD	2	2	8	<u>ss Condition</u>
										11	101	001	E9				111 C
JP IY	PC ← IY	•	•	•	•	•	•	•	•	11	111	101	FD	2	2	8	110 NC
										11	101	001	E9				101 Z
										100	NZ						
DJNZ e	B ← B - 1	•	•	•	•	•	•	•	•	00	010	000	10	2	2	8	if B = 0
	if B ≠ 0 PC ← PC + e									← e - 2 →				2	3	13	if B ≠ 0

Notes: e is a signed two-complement number in the range <-126, 129>
e - 2 in the opcode provides an effective number of PC + e as PC incremented by 2 prior to the addition of e.

Flag Notation: • = flag is not affected, 0 = flag is reset, 1 = flag is set, ↑ = flag is set according to the result of the operation.

Call and Return Group

Mnemonic	Symbolic Operation	Flags								Opcode			Hex	No.of Bytes	No.of M Cycles	No.of T States	Comments
		S	Z	F5	H	F3	P/V	N	C	76	543	210					
CALL nn	SP ← SP - 1 (SP) ← PC _H SP ← SP - 1 (SP) ← PC _L PC ← nn	•	•	•	•	•	•	•	•	11	001	101	CD	3	5	17	
CALL cc, nn	if cc is true,	•	•	•	•	•	•	•	•	11	ccc	100		3	3	10	if cc is false
	SP ← SP - 1									←	n	→		3	5	17	if cc is true
	(SP) ← PC _H									←	n	→					
	SP ← SP - 1																
RET	(SP) ← PC _L																
	PC ← nn																
	PC _L ← (SP)	•	•	•	•	•	•	•	•	11	001	001	C9	1	3	10	
	SP ← SP + 1																
RET cc	PC _H ← (SP)																
	SP ← SP + 1																
	if cc is true,	•	•	•	•	•	•	•	•	11	ccc	000		1	1	5	if cc is false
	PC _L ← (SP)													1	3	11	if cc is true
RET ^{1,2}	SP ← SP + 1																
	PC _H ← (SP)																
	SP ← SP + 1																
	PC _L ← (SP)	•	•	•	•	•	•	•	•	11	101	101	ED	2	4	14	<u>cc</u> <u>Condition</u>
RETN ^{1,2}	SP ← SP + 1									01	001	101	4D				000 NZ
	PC _H ← (SP)																001 Z
	SP ← SP + 1																010 NC
	IFF ₁ ← IFF ₂																011 C
RST p	SP ← SP - 1	•	•	•	•	•	•	•	•	11	t	111		1	3	11	<u>t</u> <u>p</u>
	(SP) ← PC _H																000 0h
	SP ← SP - 1																001 8h
	(SP) ← PC _L																010 10h
	PC ← p																011 18h
																	100 20h
																	101 28h
																	110 30h
																	111 38h

Notes: ¹ This instruction has other unofficial opcodes, see Opcode list.

² Instruction also $IFF_1 \leftarrow IFF_2$

Flag Notation:

• = flag is not affected, 0 = flag is reset, 1 = flag is set, \updownarrow = flag is set according to the result of the operation.

Instructions sorted by opcode

If an EDxx instruction is not listed, it should operate as two NOPs.

If a DDxx or FDxx instruction is not listed, it should operate as without the DD or FD prefix.

An asterisk (*) after a instruction means it is unofficial.

00	NOP	47	LD B, A	8E	ADC A, (HL)
01 n n	LD BC, nn	48	LD C, B	8F	ADC A, A
02	LD (BC), A	49	LD C, C	90	SUB B
03	INC BC	4A	LD C, D	91	SUB C
04	INC B	4B	LD C, E	92	SUB D
05	DEC B	4C	LD C, H	93	SUB E
06 n	LD B, n	4D	LD C, L	94	SUB H
07	RLCA	4E	LD C, (HL)	95	SUB L
08	EX AF, AF'	4F	LD C, A	96	SUB (HL)
09	ADD HL, BC	50	LD D, B	97	SUB A
0A	LD A, (BC)	51	LD D, C	98	SBC A, B
0B	DEC BC	52	LD D, D	99	SBC A, C
0C	INC C	53	LD D, E	9A	SBC A, D
0D	DEC C	54	LD D, H	9B	SBC A, E
0E n	LD C, n	55	LD D, L	9C	SBC A, H
0F	RRCA	56	LD D, (HL)	9D	SBC A, L
10 n	DJNZ PC + n	57	LD D, A	9E	SBC A, (HL)
11 n n	LD DE, nn	58	LD E, B	9F	SBC A, A
12	LD (DE), A	59	LD E, C	A0	AND B
13	INC DE	5A	LD E, D	A1	AND C
14	INC D	5B	LD E, E	A2	AND D
15	DEC D	5C	LD E, H	A3	AND E
16 n	LD D, n	5D	LD E, L	A4	AND H
17	RLA	5E	LD E, (HL)	A5	AND L
18 n	JR PC + n	5F	LD E, A	A6	AND (HL)
19	ADD HL, DE	60	LD H, B	A7	AND A
1A	LD A, (DE)	61	LD H, C	A8	XOR B
1B	DEC DE	62	LD H, D	A9	XOR C
1C	INC E	63	LD H, E	AA	XOR D
1D	DEC E	64	LD H, H	AB	XOR E
1E n	LD E, n	65	LD H, L	AC	XOR H
1F	RRA	66	LD H, (HL)	AD	XOR L
20 n	JR NZ, PC + n	67	LD H, A	AE	XOR (HL)
21 n n	LD HL, nn	68	LD L, B	AF	XOR A
22 n n	LD (nn), HL	69	LD L, C	B0	OR B
23	INC HL	6A	LD L, D	B1	OR C
24	INC H	6B	LD L, E	B2	OR D
25	DEC H	6C	LD L, H	B3	OR E
26 n	LD H, n	6D	LD L, L	B4	OR H
27	DAA	6E	LD L, (HL)	B5	OR L
28 n	JR Z, PC + n	6F	LD L, A	B6	OR (HL)
29	ADD HL, HL	70	LD (HL), B	B7	OR A
2A n n	LD HL, (nn)	71	LD (HL), C	B8	CP B
2B	DEC HL	72	LD (HL), D	B9	CP C
2C	INC L	73	LD (HL), E	BA	CP D
2D	DEC L	74	LD (HL), H	BB	CP E
2E n	LD L, n	75	LD (HL), L	BC	CP H
2F	CPL	76	HALT	BD	CP L
30 n	JR NC, PC + n	77	LD (HL), A	BE	CP (HL)
31 n n	LD SP, nn	78	LD A, B	BF	CP A
32 n n	LD (nn), A	79	LD A, C	C0	RET NZ
33	INC SP	7A	LD A, D	C1	POP BC
34	INC (HL)	7B	LD A, E	C2 n n	JP NZ, nn
35	DEC (HL)	7C	LD A, H	C3 n n	JP nn
36 n	LD (HL), n	7D	LD A, L	C4 n n	CALL NZ, nn
37	SCF	7E	LD A, (HL)	C5	PUSH BC
38 n	JR C, PC + n	7F	LD A, A	C6 n	ADD A, n
39	ADD HL, SP	80	ADD A, B	C7	RST 0h
3A n n	LD A, (nn)	81	ADD A, C	C8	RET Z
3B	DEC SP	82	ADD A, D	C9	RET
3C	INC A	83	ADD A, E	CA n n	JP Z, nn
3D	DEC A	84	ADD A, H	CB00	RLC B
3E n	LD A, n	85	ADD A, L	CB01	RLC C
3F	CCF	86	ADD A, (HL)	CB02	RLC D
40	LD B, B	87	ADD A, A	CB03	RLC E
41	LD B, C	88	ADC A, B	CB04	RLC H
42	LD B, D	89	ADC A, C	CB05	RLC L
43	LD B, E	8A	ADC A, D	CB06	RLC (HL)
44	LD B, H	8B	ADC A, E	CB07	RLC A
45	LD B, L	8C	ADC A, H	CB08	RRC B
46	LD B, (HL)	8D	ADC A, L	CB09	RRC C

CB0A	RRC D	CB5D	BIT 3, L	CB80	RES 0, B
CB0B	RRC E	CB5E	BIT 3, (HL)	CB81	RES 0, C
CB0C	RRC H	CB5F	BIT 3, A	CB82	RES 0, D
CB0D	RRC L	CB60	BIT 4, B	CB83	RES 0, E
CB0E	RRC (HL)	CB61	BIT 4, C	CB84	RES 0, H
CB0F	RRC A	CB62	BIT 4, D	CB85	RES 0, L
CB10	RL B	CB63	BIT 4, E	CB86	RES 0, (HL)
CB11	RL C	CB64	BIT 4, H	CB87	RES 0, A
CB12	RL D	CB65	BIT 4, L	CB88	RES 1, B
CB13	RL E	CB66	BIT 4, (HL)	CB89	RES 1, C
CB14	RL H	CB67	BIT 4, A	CB8A	RES 1, D
CB15	RL L	CB68	BIT 5, B	CB8B	RES 1, E
CB16	RL (HL)	CB69	BIT 5, C	CB8C	RES 1, H
CB17	RL A	CB6A	BIT 5, D	CB8D	RES 1, L
CB18	RR B	CB6B	BIT 5, E	CB8E	RES 1, (HL)
CB19	RR C	CB6C	BIT 5, H	CB8F	RES 1, A
CB1A	RR D	CB6D	BIT 5, L	CB90	RES 2, B
CB1B	RR E	CB6E	BIT 5, (HL)	CB91	RES 2, C
CB1C	RR H	CB6F	BIT 5, A	CB92	RES 2, D
CB1D	RR L	CB70	BIT 6, B	CB93	RES 2, E
CB1E	RR (HL)	CB71	BIT 6, C	CB94	RES 2, H
CB1F	RR A	CB72	BIT 6, D	CB95	RES 2, L
CB20	SLA B	CB73	BIT 6, E	CB96	RES 2, (HL)
CB21	SLA C	CB74	BIT 6, H	CB97	RES 2, A
CB22	SLA D	CB75	BIT 6, L	CB98	RES 3, B
CB23	SLA E	CB76	BIT 6, (HL)	CB99	RES 3, C
CB24	SLA H	CB77	BIT 6, A	CB9A	RES 3, D
CB25	SLA L	CB78	BIT 7, B	CB9B	RES 3, E
CB26	SLA (HL)	CB79	BIT 7, C	CB9C	RES 3, H
CB27	SLA A	CB7A	BIT 7, D	CB9D	RES 3, L
CB28	SRA B	CB7B	BIT 7, E	CB9E	RES 3, (HL)
CB29	SRA C	CB7C	BIT 7, H	CB9F	RES 3, A
CB2A	SRA D	CB7D	BIT 7, L	CBA0	RES 4, B
CB2B	SRA E	CB7E	BIT 7, (HL)	CBA1	RES 4, C
CB2C	SRA H	CB7F	BIT 7, A	CBA2	RES 4, D
CB2D	SRA L	CB80	RES 0, B	CBA3	RES 4, E
CB2E	SRA (HL)	CB81	RES 0, C	CBA4	RES 4, H
CB2F	SRA A	CB82	RES 0, D	CBA5	RES 4, L
CB30	SLL B*	CB83	RES 0, E	CBA6	RES 4, (HL)
CB31	SLL C*	CB84	RES 0, H	CBA7	RES 4, A
CB32	SLL D*	CB85	RES 0, L	CBA8	RES 5, B
CB33	SLL E*	CB86	RES 0, (HL)	CBA9	RES 5, C
CB34	SLL H*	CB87	RES 0, A	CBAA	RES 5, D
CB35	SLL L*	CB88	RES 1, B	CBAB	RES 5, E
CB36	SLL (HL)*	CB89	RES 1, C	CBAC	RES 5, H
CB37	SLL A*	CB8A	RES 1, D	CBAD	RES 5, L
CB38	SRL B	CB8B	RES 1, E	CBAE	RES 5, (HL)
CB39	SRL C	CB8C	RES 1, H	CBAF	RES 5, A
CB3A	SRL D	CB8D	RES 1, L		
CB3B	SRL E	CB8E	RES 1, (HL)		
CB3C	SRL H	CB8F	RES 1, A		
CB3D	SRL L	CB90	RES 2, B		
CB3E	SRL (HL)	CB91	RES 2, C		
CB3F	SRL A	CB92	RES 2, D		
CB40	BIT 0, B	CB93	RES 2, E		
CB41	BIT 0, C	CB94	RES 2, H		
CB42	BIT 0, D	CB95	RES 2, L		
CB43	BIT 0, E	CB96	RES 2, (HL)		
CB44	BIT 0, H	CB97	RES 2, A		
CB45	BIT 0, L	CB98	RES 3, B		
CB46	BIT 0, (HL)	CB99	RES 3, C		
CB47	BIT 0, A	CB9A	RES 3, D		
CB48	BIT 1, B	CB9B	RES 3, E		
CB49	BIT 1, C	CB9C	RES 3, H		
CB4A	BIT 1, D	CB9D	RES 3, L		
CB4B	BIT 1, E	CB9E	RES 3, (HL)		
CB4C	BIT 1, H	CB9F	RES 3, A		
CB4D	BIT 1, L	CBA0	RES 4, B		
CB4E	BIT 1, (HL)	CBA1	RES 4, C		
CB4F	BIT 1, A	CBA2	RES 4, D		
CB50	BIT 2, B	CBA3	RES 4, E		
CB51	BIT 2, C	CBA4	RES 4, H		
CB52	BIT 2, D	CBA5	RES 4, L		
CB53	BIT 2, E	CBA6	RES 4, (HL)		
CB54	BIT 2, H	CBA7	RES 4, A		
CB55	BIT 2, L	CBA8	RES 5, B		
CB56	BIT 2, (HL)	CBA9	RES 5, C		
CB57	BIT 2, A	CBAA	RES 5, D		
CB58	BIT 3, B	CBAB	RES 5, E		
CB59	BIT 3, C	CBAC	RES 5, H		
CB5A	BIT 3, D	CBAD	RES 5, L		
CB5B	BIT 3, E	CBAE	RES 5, (HL)		
CB5C	BIT 3, H	CBAF	RES 5, A		
				CB80	RES 6, B
				CB81	RES 6, C
				CB82	RES 6, D
				CB83	RES 6, E
				CB84	RES 6, H
				CB85	RES 6, L
				CB86	RES 6, (HL)
				CB87	RES 6, A
				CB88	RES 7, B
				CB89	RES 7, C
				CB8A	RES 7, D
				CB8B	RES 7, E
				CB8C	RES 7, H
				CB8D	RES 7, L
				CB8E	RES 7, (HL)
				CB8F	RES 7, A
				CBC0	SET 0, B
				CBC1	SET 0, C
				CBC2	SET 0, D
				CBC3	SET 0, E
				CBC4	SET 0, H
				CBC5	SET 0, L
				CBC6	SET 0, (HL)
				CBC7	SET 0, A
				CBC8	SET 1, B
				CBC9	SET 1, C
				CBCA	SET 1, D
				CBCB	SET 1, E
				CBCC	SET 1, H
				CBCD	SET 1, L
				CBCE	SET 1, (HL)
				CBCF	SET 1, A
				CBD0	SET 2, B
				CBD1	SET 2, C
				CBD2	SET 2, D
				CBD3	SET 2, E
				CBD4	SET 2, H
				CBD5	SET 2, L
				CBD6	SET 2, (HL)
				CBD7	SET 2, A
				CBD8	SET 3, B
				CBD9	SET 3, C
				CBDA	SET 3, D
				CBDB	SET 3, E
				CBDC	SET 3, H
				CBDD	SET 3, L
				CBDE	SET 3, (HL)
				CBDF	SET 3, A
				CBE0	SET 4, B
				CBE1	SET 4, C
				CBE2	SET 4, D
				CBE3	SET 4, E
				CBE4	SET 4, H
				CBE5	SET 4, L
				CBE6	SET 4, (HL)
				CBE7	SET 4, A
				CBE8	SET 5, B
				CBE9	SET 5, C
				CBEA	SET 5, D
				CBEB	SET 5, E
				CBEC	SET 5, H
				CBED	SET 5, L
				CBEE	SET 5, (HL)
				CBEF	SET 5, A
				CBF0	SET 6, B
				CBF1	SET 6, C
				CBF2	SET 6, D
				CBF3	SET 6, E
				CBF4	SET 6, H
				CBF5	SET 6, L
				CBF6	SET 6, (HL)
				CBF7	SET 6, A
				CBF8	SET 7, B
				CBF9	SET 7, C
				CBFA	SET 7, D
				CBFB	SET 7, E
				CBFC	SET 7, H
				CBFD	SET 7, L
				CBFE	SET 7, (HL)
				CBFF	SET 7, A
				CC n n	CALL Z, nn
				CD n n	CALL nn
				CE n	ADC A, n

CF	RST 8h	DDA5	AND IX _L *	DDCB d 48	BIT 1, (IX + d)*
D0	RET NC	DDA6 d	AND (IX + d)	DDCB d 49	BIT 1, (IX + d)*
D1	POP DE	DDAC	XOR IX _H *	DDCB d 4A	BIT 1, (IX + d)*
D2 n n	JP NC, nn	DDAD	XOR IX _L *	DDCB d 4B	BIT 1, (IX + d)*
D3 n	OUT (n), A	DDAE d	XOR (IX + d)	DDCB d 4C	BIT 1, (IX + d)*
D4 n n	CALL NC, nn	DDB4	OR IX _H *	DDCB d 4D	BIT 1, (IX + d)*
D5	PUSH DE	DDB5	OR IX _L *	DDCB d 4E	BIT 1, (IX + d)
D6 n	SUB n	DDB6 d	OR (IX + d)	DDCB d 4F	BIT 1, (IX + d)*
D7	RST 10h	DDBC	CP IX _H *	DDCB d 50	BIT 2, (IX + d)*
D8	RETC	DDBD	CP IX _L *	DDCB d 51	BIT 2, (IX + d)*
D9	EXX	DDBE d	CP (IX + d)	DDCB d 52	BIT 2, (IX + d)*
DA n n	JP C, nn	DDCB d 00	LD B, RLC (IX + d)*	DDCB d 53	BIT 2, (IX + d)*
DB n	IN A, (n)	DDCB d 01	LD C, RLC (IX + d)*	DDCB d 54	BIT 2, (IX + d)*
DC n n	CALL C, nn	DDCB d 02	LD D, RLC (IX + d)*	DDCB d 55	BIT 2, (IX + d)*
DD09	ADD IX, BC	DDCB d 03	LD E, RLC (IX + d)*	DDCB d 56	BIT 2, (IX + d)
DD19	ADD IX, DE	DDCB d 04	LD H, RLC (IX + d)*	DDCB d 57	BIT 2, (IX + d)*
DD21 n n	LD IX, nn	DDCB d 05	LD L, RLC (IX + d)*	DDCB d 58	BIT 3, (IX + d)*
DD22 n n	LD (nn), IX	DDCB d 06	RLC (IX + d)	DDCB d 59	BIT 3, (IX + d)*
DD23	INC IX	DDCB d 07	LD A, RLC (IX + d)*	DDCB d 5A	BIT 3, (IX + d)*
DD24	INC IX _H *	DDCB d 08	LD B, RRC (IX + d)*	DDCB d 5B	BIT 3, (IX + d)*
DD25	DEC IX _H *	DDCB d 09	LD C, RRC (IX + d)*	DDCB d 5C	BIT 3, (IX + d)*
DD26 n	LD IX _H , n*	DDCB d 0A	LD D, RRC (IX + d)*	DDCB d 5D	BIT 3, (IX + d)*
DD29	ADD IX, IX	DDCB d 0B	LD E, RRC (IX + d)*	DDCB d 5E	BIT 3, (IX + d)
DD2A n n	LD IX, (nn)	DDCB d 0C	LD H, RRC (IX + d)*	DDCB d 5F	BIT 3, (IX + d)*
DD2B	DEC IX	DDCB d 0D	LD L, RRC (IX + d)*	DDCB d 60	BIT 4, (IX + d)*
DD2C	INC IX _L *	DDCB d 0E	RRC (IX + d)	DDCB d 61	BIT 4, (IX + d)*
DD2D	DEC IX _L *	DDCB d 0F	LD A, RRC (IX + d)*	DDCB d 62	BIT 4, (IX + d)*
DD2E n	LD IX _L , n*	DDCB d 10	LD B, RL (IX + d)*	DDCB d 63	BIT 4, (IX + d)*
DD34 d	INC (IX + d)	DDCB d 11	LD C, RL (IX + d)*	DDCB d 64	BIT 4, (IX + d)*
DD35 d	DEC (IX + d)	DDCB d 12	LD D, RL (IX + d)*	DDCB d 65	BIT 4, (IX + d)*
DD36 d n	LD (IX + d), n	DDCB d 13	LD E, RL (IX + d)*	DDCB d 66	BIT 4, (IX + d)
DD39	ADD IX, SP	DDCB d 14	LD H, RL (IX + d)*	DDCB d 67	BIT 4, (IX + d)*
DD44	LD B, IX _H *	DDCB d 15	LD L, RL (IX + d)*	DDCB d 68	BIT 5, (IX + d)*
DD45	LD B, IX _L *	DDCB d 16	RL (IX + d)	DDCB d 69	BIT 5, (IX + d)*
DD46 d	LD B, (IX + d)	DDCB d 17	LD A, RL (IX + d)*	DDCB d 6A	BIT 5, (IX + d)*
DD4C	LD C, IX _H *	DDCB d 18	LD B, RR (IX + d)*	DDCB d 6B	BIT 5, (IX + d)*
DD4D	LD C, IX _L *	DDCB d 19	LD C, RR (IX + d)*	DDCB d 6C	BIT 5, (IX + d)*
DD4E d	LD C, (IX + d)	DDCB d 1A	LD D, RR (IX + d)*	DDCB d 6D	BIT 5, (IX + d)*
DD54	LD D, IX _H *	DDCB d 1B	LD E, RR (IX + d)*	DDCB d 6E	BIT 5, (IX + d)
DD55	LD D, IX _L *	DDCB d 1C	LD H, RR (IX + d)*	DDCB d 6F	BIT 5, (IX + d)*
DD56 d	LD D, (IX + d)	DDCB d 1D	LD L, RR (IX + d)*	DDCB d 70	BIT 6, (IX + d)*
DD5C	LD E, IX _H *	DDCB d 1E	RR (IX + d)	DDCB d 71	BIT 6, (IX + d)*
DD5D	LD E, IX _L *	DDCB d 1F	LD A, RR (IX + d)*	DDCB d 72	BIT 6, (IX + d)*
DD5E d	LD E, (IX + d)	DDCB d 20	LD B, SLA (IX + d)*	DDCB d 73	BIT 6, (IX + d)*
DD60	LD IX _H , B*	DDCB d 21	LD C, SLA (IX + d)*	DDCB d 74	BIT 6, (IX + d)*
DD61	LD IX _H , C*	DDCB d 22	LD D, SLA (IX + d)*	DDCB d 75	BIT 6, (IX + d)*
DD62	LD IX _H , D*	DDCB d 23	LD E, SLA (IX + d)*	DDCB d 76	BIT 6, (IX + d)
DD63	LD IX _H , E*	DDCB d 24	LD H, SLA (IX + d)*	DDCB d 77	BIT 6, (IX + d)*
DD64	LD IX _H , IX _H *	DDCB d 25	LD L, SLA (IX + d)*	DDCB d 78	BIT 7, (IX + d)*
DD65	LD IX _H , IX _L *	DDCB d 26	SLA (IX + d)	DDCB d 79	BIT 7, (IX + d)*
DD66 d	LD H, (IX + d)	DDCB d 27	LD A, SLA (IX + d)*	DDCB d 7A	BIT 7, (IX + d)*
DD67	LD IX _H , A*	DDCB d 28	LD B, SRA (IX + d)*	DDCB d 7B	BIT 7, (IX + d)*
DD68	LD IX _L , B*	DDCB d 29	LD C, SRA (IX + d)*	DDCB d 7C	BIT 7, (IX + d)*
DD69	LD IX _L , C*	DDCB d 2A	LD D, SRA (IX + d)*	DDCB d 7D	BIT 7, (IX + d)*
DD6A	LD IX _L , D*	DDCB d 2B	LD E, SRA (IX + d)*	DDCB d 7E	BIT 7, (IX + d)
DD6B	LD IX _L , E*	DDCB d 2C	LD H, SRA (IX + d)*	DDCB d 7F	BIT 7, (IX + d)*
DD6C	LD IX _L , IX _H *	DDCB d 2D	LD L, SRA (IX + d)*	DDCB d 80	LD B, RES 0, (IX + d)*
DD6D	LD IX _L , IX _L *	DDCB d 2E	SRA (IX + d)	DDCB d 81	LD C, RES 0, (IX + d)*
DD6E d	LD L, (IX + d)	DDCB d 2F	LD A, SRA (IX + d)*	DDCB d 82	LD D, RES 0, (IX + d)*
DD6F	LD IX _L , A*	DDCB d 30	LD B, SLL (IX + d)*	DDCB d 83	LD E, RES 0, (IX + d)*
DD70 d	LD (IX + d), B	DDCB d 31	LD C, SLL (IX + d)*	DDCB d 84	LD H, RES 0, (IX + d)*
DD71 d	LD (IX + d), C	DDCB d 32	LD D, SLL (IX + d)*	DDCB d 85	LD L, RES 0, (IX + d)*
DD72 d	LD (IX + d), D	DDCB d 33	LD E, SLL (IX + d)*	DDCB d 86	RES 0, (IX + d)
DD73 d	LD (IX + d), E	DDCB d 34	LD H, SLL (IX + d)*	DDCB d 87	LD A, RES 0, (IX + d)*
DD74 d	LD (IX + d), H	DDCB d 35	LD L, SLL (IX + d)*	DDCB d 88	LD B, RES 1, (IX + d)*
DD75 d	LD (IX + d), L	DDCB d 36	SLL (IX + d)*	DDCB d 89	LD C, RES 1, (IX + d)*
DD77 d	LD (IX + d), A	DDCB d 37	LD A, SLL (IX + d)*	DDCB d 8A	LD D, RES 1, (IX + d)*
DD7C	LD A, IX _H *	DDCB d 38	LD B, SRL (IX + d)*	DDCB d 8B	LD E, RES 1, (IX + d)*
DD7D	LD A, IX _L *	DDCB d 39	LD C, SRL (IX + d)*	DDCB d 8C	LD H, RES 1, (IX + d)*
DD7E d	LD A, (IX + d)	DDCB d 3A	LD D, SRL (IX + d)*	DDCB d 8D	LD L, RES 1, (IX + d)*
DD84	ADD A, IX _H *	DDCB d 3B	LD E, SRL (IX + d)*	DDCB d 8E	RES 1, (IX + d)
DD85	ADD A, IX _L *	DDCB d 3C	LD H, SRL (IX + d)*	DDCB d 8F	LD A, RES 1, (IX + d)*
DD86 d	ADD A, (IX + d)	DDCB d 3D	LD L, SRL (IX + d)*	DDCB d 90	LD B, RES 2, (IX + d)*
DD8C	ADC A, IX _H *	DDCB d 3E	SRL (IX + d)	DDCB d 91	LD C, RES 2, (IX + d)*
DD8D	ADC A, IX _L *	DDCB d 3F	LD A, SRL (IX + d)*	DDCB d 92	LD D, RES 2, (IX + d)*
DD8E d	ADC A, (IX + d)	DDCB d 40	BIT 0, (IX + d)*	DDCB d 93	LD E, RES 2, (IX + d)*
DD94	SUB IX _H *	DDCB d 41	BIT 0, (IX + d)*	DDCB d 94	LD H, RES 2, (IX + d)*
DD95	SUB IX _L *	DDCB d 42	BIT 0, (IX + d)*	DDCB d 95	LD L, RES 2, (IX + d)*
DD96 d	SUB (IX + d)	DDCB d 43	BIT 0, (IX + d)*	DDCB d 96	RES 2, (IX + d)
DD9C	SBC A, IX _H *	DDCB d 44	BIT 0, (IX + d)*	DDCB d 97	LD A, RES 2, (IX + d)*
DD9D	SBC A, IX _L *	DDCB d 45	BIT 0, (IX + d)*	DDCB d 98	LD B, RES 3, (IX + d)*
DD9E d	SBC A, (IX + d)	DDCB d 46	BIT 0, (IX + d)	DDCB d 99	LD C, RES 3, (IX + d)*
DDA4	AND IX _H *	DDCB d 47	BIT 0, (IX + d)*	DDCB d 9A	LD D, RES 3, (IX + d)*

DDCB d 9B	LD E, RES 3, (IX + d)*	DDCB d EE	SET 5, (IX + d)	ED6D	RETN*
DDCB d 9C	LD H, RES 3, (IX + d)*	DDCB d EF	LD A, SET 5, (IX + d)*	ED6E	IM 0/1*
DDCB d 9D	LD L, RES 3, (IX + d)*	DDCB d F0	LD B, SET 6, (IX + d)*	ED6F	RLD
DDCB d 9E	RES 3, (IX + d)	DDCB d F1	LD C, SET 6, (IX + d)*	ED70	IN (C)* / IN F, (C)*
DDCB d 9F	LD A, RES 3, (IX + d)*	DDCB d F2	LD D, SET 6, (IX + d)*	ED71	OUT (C), 0*
DDCB d A0	LD B, RES 4, (IX + d)*	DDCB d F3	LD E, SET 6, (IX + d)*	ED72	SBC HL, SP
DDCB d A1	LD C, RES 4, (IX + d)*	DDCB d F4	LD H, SET 6, (IX + d)*	ED73 n n	LD (nn), SP
DDCB d A2	LD D, RES 4, (IX + d)*	DDCB d F5	LD L, SET 6, (IX + d)*	ED74	NEG*
DDCB d A3	LD E, RES 4, (IX + d)*	DDCB d F6	SET 6, (IX + d)	ED75	RETN*
DDCB d A4	LD H, RES 4, (IX + d)*	DDCB d F7	LD A, SET 6, (IX + d)*	ED76	IM 1*
DDCB d A5	LD L, RES 4, (IX + d)*	DDCB d F8	LD B, SET 7, (IX + d)*	ED78	IN A, (C)
DDCB d A6	RES 4, (IX + d)	DDCB d F9	LD C, SET 7, (IX + d)*	ED79	OUT (C), A
DDCB d A7	LD A, RES 4, (IX + d)*	DDCB d FA	LD D, SET 7, (IX + d)*	ED7A	ADC HL, SP
DDCB d A8	LD B, RES 5, (IX + d)*	DDCB d FB	LD E, SET 7, (IX + d)*	ED7B n n	LD SP, (nn)
DDCB d A9	LD C, RES 5, (IX + d)*	DDCB d FC	LD H, SET 7, (IX + d)*	ED7C	NEG*
DDCB d AA	LD D, RES 5, (IX + d)*	DDCB d FD	LD L, SET 7, (IX + d)*	ED7D	RETN*
DDCB d AB	LD E, RES 5, (IX + d)*	DDCB d FE	SET 7, (IX + d)	ED7E	IM 2*
DDCB d AC	LD H, RES 5, (IX + d)*	DDCB d FF	LD A, SET 7, (IX + d)*	EDA0	LDI
DDCB d AD	LD L, RES 5, (IX + d)*	DDE1	POP IX	EDA1	CPI
DDCB d AE	RES 5, (IX + d)	DDE3	EX (SP), IX	EDA2	INI
DDCB d AF	LD A, RES 5, (IX + d)*	DDE5	PUSH IX	EDA3	OUTI
DDCB d B0	LD B, RES 6, (IX + d)*	DDE9	JP (IX)	EDA8	LDD
DDCB d B1	LD C, RES 6, (IX + d)*	DDF9	LD SP, IX	EDA9	CPD
DDCB d B2	LD D, RES 6, (IX + d)*	DE n	SBC A, n	EDAA	IND
DDCB d B3	LD E, RES 6, (IX + d)*	DE	RST 18h	EDAB	OUTD
DDCB d B4	LD H, RES 6, (IX + d)*	E0	RET PO	EDB0	LDIR
DDCB d B5	LD L, RES 6, (IX + d)*	E1	POP HL	EDB1	CPIR
DDCB d B6	RES 6, (IX + d)	E2 n n	JP PO, nn	EDB2	INIR
DDCB d B7	LD A, RES 6, (IX + d)*	E3	EX (SP), HL	EDB3	OTIR
DDCB d B8	LD B, RES 7, (IX + d)*	E4 n n	CALL PO, nn	EDB8	LDDR
DDCB d B9	LD C, RES 7, (IX + d)*	E5	PUSH HL	EDB9	CPDR
DDCB d BA	LD D, RES 7, (IX + d)*	E6 n	AND n	EDBA	INDR
DDCB d BB	LD E, RES 7, (IX + d)*	E7	RST 20h	EDBB	OTDR
DDCB d BC	LD H, RES 7, (IX + d)*	E8	RET PE	EE n	XOR n
DDCB d BD	LD L, RES 7, (IX + d)*	E9	JP (HL)	EF	RST 28h
DDCB d BE	RES 7, (IX + d)	EA n n	JP PE, (nn)	F0	RET P
DDCB d BF	LD A, RES 7, (IX + d)*	EB	EX DE, HL	F1	POP AF
DDCB d C0	LD B, SET 0, (IX + d)*	EC n n	CALL PE, nn	F2 n n	JP P, nn
DDCB d C1	LD C, SET 0, (IX + d)*	ED40	IN B, (C)	F3	DI
DDCB d C2	LD D, SET 0, (IX + d)*	ED41	OUT (C), B	F4 n n	CALL P, nn
DDCB d C3	LD E, SET 0, (IX + d)*	ED42	SBC HL, BC	F5	PUSH AF
DDCB d C4	LD H, SET 0, (IX + d)*	ED43 n n	LD (nn), BC	F6 n	OR n
DDCB d C5	LD L, SET 0, (IX + d)*	ED44	NEG	F7	RST 30h
DDCB d C6	SET 0, (IX + d)	ED45	RETN	F8	RET M
DDCB d C7	LD A, SET 0, (IX + d)*	ED46	IM 0	F9	LD SP, HL
DDCB d C8	LD B, SET 1, (IX + d)*	ED47	LD I, A	FA n n	JP M, nn
DDCB d C9	LD C, SET 1, (IX + d)*	ED48	IN C, (C)	FB	EI
DDCB d CA	LD D, SET 1, (IX + d)*	ED49	OUT (C), C	FC n n	CALL M, nn
DDCB d CB	LD E, SET 1, (IX + d)*	ED4A	ADC HL, BC	FD09	ADD IY, BC
DDCB d CC	LD H, SET 1, (IX + d)*	ED4B n n	LD BC, (nn)	FD19	ADD IY, DE
DDCB d CD	LD L, SET 1, (IX + d)*	ED4C	NEG*	FD21 n n	LD IY, nn
DDCB d CE	SET 1, (IX + d)	ED4D	RETI	FD22 n n	LD (nn), IY
DDCB d CF	LD A, SET 1, (IX + d)*	ED4E	IM 0/1*	FD23	INC IY
DDCB d D0	LD B, SET 2, (IX + d)*	ED4F	LD R, A	FD24	INC IY _H *
DDCB d D1	LD C, SET 2, (IX + d)*	ED50	IN D, (C)	FD25	DEC IY _H *
DDCB d D2	LD D, SET 2, (IX + d)*	ED51	OUT (C), D	FD26 n	LD IY _H , n*
DDCB d D3	LD E, SET 2, (IX + d)*	ED52	SBC HL, DE	FD29	ADD IY, IY
DDCB d D4	LD H, SET 2, (IX + d)*	ED53 n n	LD (nn), DE	FD2A n n	LD IY, (nn)
DDCB d D5	LD L, SET 2, (IX + d)*	ED54	NEG*	FD2B	DEC IY
DDCB d D6	SET 2, (IX + d)	ED55	RETN*	FD2C	INC IY _L *
DDCB d D7	LD A, SET 2, (IX + d)*	ED56	IM 1	FD2D	DEC IY _L *
DDCB d D8	LD B, SET 3, (IX + d)*	ED57	LD A, I	FD2E n	LD IY _L , n*
DDCB d D9	LD C, SET 3, (IX + d)*	ED58	IN E, (C)	FD34 d	INC (IY + d)
DDCB d DA	LD D, SET 3, (IX + d)*	ED59	OUT (C), E	FD35 d	DEC (IY + d)
DDCB d DB	LD E, SET 3, (IX + d)*	ED5A	ADC HL, DE	FD36 d n	LD (IY + d), n
DDCB d DC	LD H, SET 3, (IX + d)*	ED5B n n	LD DE, (nn)	FD39	ADD IY, SP
DDCB d DD	LD L, SET 3, (IX + d)*	ED5C	NEG*	FD44	LD B, IY _H *
DDCB d DE	SET 3, (IX + d)	ED5D	RETN*	FD45	LD B, IY _L *
DDCB d DF	LD A, SET 3, (IX + d)*	ED5E	IM 2	FD46 d	LD B, (IY + d)
DDCB d E0	LD B, SET 4, (IX + d)*	ED5F	LD A, R	FD4C	LD C, IY _H *
DDCB d E1	LD C, SET 4, (IX + d)*	ED60	IN H, (C)	FD4D	LD C, IY _L *
DDCB d E2	LD D, SET 4, (IX + d)*	ED61	OUT (C), H	FD4E d	LD C, (IY + d)
DDCB d E3	LD E, SET 4, (IX + d)*	ED62	SBC HL, HL	FD54	LD D, IY _H *
DDCB d E4	LD H, SET 4, (IX + d)*	ED63 n n	LD (nn), HL	FD55	LD D, IY _L *
DDCB d E5	LD L, SET 4, (IX + d)*	ED64	NEG*	FD56 d	LD D, (IY + d)
DDCB d E6	SET 4, (IX + d)	ED65	RETN*	FD5C	LD E, IY _H *
DDCB d E7	LD A, SET 4, (IX + d)*	ED66	IM 0*	FD5D	LD E, IY _L *
DDCB d E8	LD B, SET 5, (IX + d)*	ED67	RRD	FD5E d	LD E, (IY + d)
DDCB d E9	LD C, SET 5, (IX + d)*	ED68	IN L, (C)	FD60	LD IY _H , B*
DDCB d EA	LD D, SET 5, (IX + d)*	ED69	OUT (C), L	FD61	LD IY _H , C*
DDCB d EB	LD E, SET 5, (IX + d)*	ED6A	ADC HL, HL	FD62	LD IY _H , D*
DDCB d EC	LD H, SET 5, (IX + d)*	ED6B n n	LD HL, (nn)	FD63	LD IY _H , E*
DDCB d ED	LD L, SET 5, (IX + d)*	ED6C	NEG*	FD64	LD IY _H , IY _H *

FD65	LD IY_H, IY_L^*	FDCB d 26	SLA $(IY + d)$	FDCB d 79	BIT 7, $(IY + d)^*$
FD66 d	LD H, $(IY + d)$	FDCB d 27	LD A, SLA $(IY + d)^*$	FDCB d 7A	BIT 7, $(IY + d)^*$
FD67	LD IY_H, A^*	FDCB d 28	LD B, SRA $(IY + d)^*$	FDCB d 7B	BIT 7, $(IY + d)^*$
FD68	LD IY_L, B^*	FDCB d 29	LD C, SRA $(IY + d)^*$	FDCB d 7C	BIT 7, $(IY + d)^*$
FD69	LD IY_L, C^*	FDCB d 2A	LD D, SRA $(IY + d)^*$	FDCB d 7D	BIT 7, $(IY + d)^*$
FD6A	LD IY_L, D^*	FDCB d 2B	LD E, SRA $(IY + d)^*$	FDCB d 7E	BIT 7, $(IY + d)$
FD6B	LD IY_L, E^*	FDCB d 2C	LD H, SRA $(IY + d)^*$	FDCB d 7F	BIT 7, $(IY + d)^*$
FD6C	LD IY_L, IY_H^*	FDCB d 2D	LD L, SRA $(IY + d)^*$	FDCB d 80	LD B, RES 0, $(IY + d)^*$
FD6D	LD IY_L, IY_L^*	FDCB d 2E	SRA $(IY + d)$	FDCB d 81	LD C, RES 0, $(IY + d)^*$
FD6E d	LD L, $(IY + d)$	FDCB d 2F	LD A, SRA $(IY + d)^*$	FDCB d 82	LD D, RES 0, $(IY + d)^*$
FD6F	LD IY_L, A^*	FDCB d 30	LD B, SLL $(IY + d)^*$	FDCB d 83	LD E, RES 0, $(IY + d)^*$
FD70 d	LD $(IY + d), B$	FDCB d 31	LD C, SLL $(IY + d)^*$	FDCB d 84	LD H, RES 0, $(IY + d)^*$
FD71 d	LD $(IY + d), C$	FDCB d 32	LD D, SLL $(IY + d)^*$	FDCB d 85	LD L, RES 0, $(IY + d)^*$
FD72 d	LD $(IY + d), D$	FDCB d 33	LD E, SLL $(IY + d)^*$	FDCB d 86	RES 0, $(IY + d)$
FD73 d	LD $(IY + d), E$	FDCB d 34	LD H, SLL $(IY + d)^*$	FDCB d 87	LD A, RES 0, $(IY + d)^*$
FD74 d	LD $(IY + d), H$	FDCB d 35	LD L, SLL $(IY + d)^*$	FDCB d 88	LD B, RES 1, $(IY + d)^*$
FD75 d	LD $(IY + d), L$	FDCB d 36	SLL $(IY + d)^*$	FDCB d 89	LD C, RES 1, $(IY + d)^*$
FD77 d	LD $(IY + d), A$	FDCB d 37	LD A, SLL $(IY + d)^*$	FDCB d 8A	LD D, RES 1, $(IY + d)^*$
FD7C	LD A, IY_H^*	FDCB d 38	LD B, SRL $(IY + d)^*$	FDCB d 8B	LD E, RES 1, $(IY + d)^*$
FD7D	LD A, IY_L^*	FDCB d 39	LD C, SRL $(IY + d)^*$	FDCB d 8C	LD H, RES 1, $(IY + d)^*$
FD7E d	LD A, $(IY + d)$	FDCB d 3A	LD D, SRL $(IY + d)^*$	FDCB d 8D	LD L, RES 1, $(IY + d)^*$
FD84	ADD A, IY_H^*	FDCB d 3B	LD E, SRL $(IY + d)^*$	FDCB d 8E	RES 1, $(IY + d)$
FD85	ADD A, IY_L^*	FDCB d 3C	LD H, SRL $(IY + d)^*$	FDCB d 8F	LD A, RES 1, $(IY + d)^*$
FD86 d	ADD A, $(IY + d)$	FDCB d 3D	LD L, SRL $(IY + d)^*$	FDCB d 90	LD B, RES 2, $(IY + d)^*$
FD8C	ADC A, IY_H^*	FDCB d 3E	SRL $(IY + d)$	FDCB d 91	LD C, RES 2, $(IY + d)^*$
FD8D	ADC A, IY_L^*	FDCB d 3F	LD A, SRL $(IY + d)^*$	FDCB d 92	LD D, RES 2, $(IY + d)^*$
FD8E d	ADC A, $(IY + d)$	FDCB d 40	BIT 0, $(IY + d)^*$	FDCB d 93	LD E, RES 2, $(IY + d)^*$
FD94	SUB IY_H^*	FDCB d 41	BIT 0, $(IY + d)^*$	FDCB d 94	LD H, RES 2, $(IY + d)^*$
FD95	SUB IY_L^*	FDCB d 42	BIT 0, $(IY + d)^*$	FDCB d 95	LD L, RES 2, $(IY + d)^*$
FD96 d	SUB $(IY + d)$	FDCB d 43	BIT 0, $(IY + d)^*$	FDCB d 96	RES 2, $(IY + d)$
FD9C	SBC A, IY_H^*	FDCB d 44	BIT 0, $(IY + d)^*$	FDCB d 97	LD A, RES 2, $(IY + d)^*$
FD9D	SBC A, IY_L^*	FDCB d 45	BIT 0, $(IY + d)^*$	FDCB d 98	LD B, RES 3, $(IY + d)^*$
FD9E d	SBC A, $(IY + d)$	FDCB d 46	BIT 0, $(IY + d)^*$	FDCB d 99	LD C, RES 3, $(IY + d)^*$
FDA4	AND IY_H^*	FDCB d 47	BIT 0, $(IY + d)^*$	FDCB d 9A	LD D, RES 3, $(IY + d)^*$
FDA5	AND IY_L^*	FDCB d 48	BIT 1, $(IY + d)^*$	FDCB d 9B	LD E, RES 3, $(IY + d)^*$
FDA6 d	AND $(IY + d)$	FDCB d 49	BIT 1, $(IY + d)^*$	FDCB d 9C	LD H, RES 3, $(IY + d)^*$
FDAC	XOR IY_H^*	FDCB d 4A	BIT 1, $(IY + d)^*$	FDCB d 9D	LD L, RES 3, $(IY + d)^*$
FDAD	XOR IY_L^*	FDCB d 4B	BIT 1, $(IY + d)^*$	FDCB d 9E	RES 3, $(IY + d)$
FDAE d	XOR $(IY + d)$	FDCB d 4C	BIT 1, $(IY + d)^*$	FDCB d 9F	LD A, RES 3, $(IY + d)^*$
FDB4	OR IY_H^*	FDCB d 4D	BIT 1, $(IY + d)^*$	FDCB d A0	LD B, RES 4, $(IY + d)^*$
FDB5	OR IY_L^*	FDCB d 4E	BIT 1, $(IY + d)$	FDCB d A1	LD C, RES 4, $(IY + d)^*$
FDB6 d	OR $(IY + d)$	FDCB d 4F	BIT 1, $(IY + d)^*$	FDCB d A2	LD D, RES 4, $(IY + d)^*$
FDBC	CP IY_H^*	FDCB d 50	BIT 2, $(IY + d)^*$	FDCB d A3	LD E, RES 4, $(IY + d)^*$
FDBD	CP IY_L^*	FDCB d 51	BIT 2, $(IY + d)^*$	FDCB d A4	LD H, RES 4, $(IY + d)^*$
FDBE d	CP $(IY + d)$	FDCB d 52	BIT 2, $(IY + d)^*$	FDCB d A5	LD L, RES 4, $(IY + d)^*$
FDCB d 00	LD B, RLC $(IY + d)^*$	FDCB d 53	BIT 2, $(IY + d)^*$	FDCB d A6	RES 4, $(IY + d)$
FDCB d 01	LD C, RLC $(IY + d)^*$	FDCB d 54	BIT 2, $(IY + d)^*$	FDCB d A7	LD A, RES 4, $(IY + d)^*$
FDCB d 02	LD D, RLC $(IY + d)^*$	FDCB d 55	BIT 2, $(IY + d)^*$	FDCB d A8	LD B, RES 5, $(IY + d)^*$
FDCB d 03	LD E, RLC $(IY + d)^*$	FDCB d 56	BIT 2, $(IY + d)$	FDCB d A9	LD C, RES 5, $(IY + d)^*$
FDCB d 04	LD H, RLC $(IY + d)^*$	FDCB d 57	BIT 2, $(IY + d)^*$	FDCB d AA	LD D, RES 5, $(IY + d)^*$
FDCB d 05	LD L, RLC $(IY + d)^*$	FDCB d 58	BIT 3, $(IY + d)^*$	FDCB d AB	LD E, RES 5, $(IY + d)^*$
FDCB d 06	RLC $(IY + d)$	FDCB d 59	BIT 3, $(IY + d)^*$	FDCB d AC	LD H, RES 5, $(IY + d)^*$
FDCB d 07	LD A, RLC $(IY + d)^*$	FDCB d 5A	BIT 3, $(IY + d)^*$	FDCB d AD	LD L, RES 5, $(IY + d)^*$
FDCB d 08	LD B, RRC $(IY + d)^*$	FDCB d 5B	BIT 3, $(IY + d)^*$	FDCB d AE	RES 5, $(IY + d)$
FDCB d 09	LD C, RRC $(IY + d)^*$	FDCB d 5C	BIT 3, $(IY + d)^*$	FDCB d AF	LD A, RES 5, $(IY + d)^*$
FDCB d 0A	LD D, RRC $(IY + d)^*$	FDCB d 5D	BIT 3, $(IY + d)^*$	FDCB d B0	LD B, RES 6, $(IY + d)^*$
FDCB d 0B	LD E, RRC $(IY + d)^*$	FDCB d 5E	BIT 3, $(IY + d)$	FDCB d B1	LD C, RES 6, $(IY + d)^*$
FDCB d 0C	LD H, RRC $(IY + d)^*$	FDCB d 5F	BIT 3, $(IY + d)^*$	FDCB d B2	LD D, RES 6, $(IY + d)^*$
FDCB d 0D	LD L, RRC $(IY + d)^*$	FDCB d 60	BIT 4, $(IY + d)^*$	FDCB d B3	LD E, RES 6, $(IY + d)^*$
FDCB d 0E	RRC $(IY + d)$	FDCB d 61	BIT 4, $(IY + d)^*$	FDCB d B4	LD H, RES 6, $(IY + d)^*$
FDCB d 0F	LD A, RRC $(IY + d)^*$	FDCB d 62	BIT 4, $(IY + d)^*$	FDCB d B5	LD L, RES 6, $(IY + d)^*$
FDCB d 10	LD B, RL $(IY + d)^*$	FDCB d 63	BIT 4, $(IY + d)^*$	FDCB d B6	RES 6, $(IY + d)$
FDCB d 11	LD C, RL $(IY + d)^*$	FDCB d 64	BIT 4, $(IY + d)^*$	FDCB d B7	LD A, RES 6, $(IY + d)^*$
FDCB d 12	LD D, RL $(IY + d)^*$	FDCB d 65	BIT 4, $(IY + d)^*$	FDCB d B8	LD B, RES 7, $(IY + d)^*$
FDCB d 13	LD E, RL $(IY + d)^*$	FDCB d 66	BIT 4, $(IY + d)$	FDCB d B9	LD C, RES 7, $(IY + d)^*$
FDCB d 14	LD H, RL $(IY + d)^*$	FDCB d 67	BIT 4, $(IY + d)^*$	FDCB d BA	LD D, RES 7, $(IY + d)^*$
FDCB d 15	LD L, RL $(IY + d)^*$	FDCB d 68	BIT 5, $(IY + d)^*$	FDCB d BB	LD E, RES 7, $(IY + d)^*$
FDCB d 16	RL $(IY + d)$	FDCB d 69	BIT 5, $(IY + d)^*$	FDCB d BC	LD H, RES 7, $(IY + d)^*$
FDCB d 17	LD A, RL $(IY + d)^*$	FDCB d 6A	BIT 5, $(IY + d)^*$	FDCB d BD	LD L, RES 7, $(IY + d)^*$
FDCB d 18	LD B, RR $(IY + d)^*$	FDCB d 6B	BIT 5, $(IY + d)^*$	FDCB d BE	RES 7, $(IY + d)$
FDCB d 19	LD C, RR $(IY + d)^*$	FDCB d 6C	BIT 5, $(IY + d)^*$	FDCB d BF	LD A, RES 7, $(IY + d)^*$
FDCB d 1A	LD D, RR $(IY + d)^*$	FDCB d 6D	BIT 5, $(IY + d)^*$	FDCB d C0	LD B, SET 0, $(IY + d)^*$
FDCB d 1B	LD E, RR $(IY + d)^*$	FDCB d 6E	BIT 5, $(IY + d)$	FDCB d C1	LD C, SET 0, $(IY + d)^*$
FDCB d 1C	LD H, RR $(IY + d)^*$	FDCB d 6F	BIT 5, $(IY + d)^*$	FDCB d C2	LD D, SET 0, $(IY + d)^*$
FDCB d 1D	LD L, RR $(IY + d)^*$	FDCB d 70	BIT 6, $(IY + d)^*$	FDCB d C3	LD E, SET 0, $(IY + d)^*$
FDCB d 1E	RR $(IY + d)$	FDCB d 71	BIT 6, $(IY + d)^*$	FDCB d C4	LD H, SET 0, $(IY + d)^*$
FDCB d 1F	LD A, RR $(IY + d)^*$	FDCB d 72	BIT 6, $(IY + d)^*$	FDCB d C5	LD L, SET 0, $(IY + d)^*$
FDCB d 20	LD B, SLA $(IY + d)^*$	FDCB d 73	BIT 6, $(IY + d)^*$	FDCB d C6	SET 0, $(IY + d)$
FDCB d 21	LD C, SLA $(IY + d)^*$	FDCB d 74	BIT 6, $(IY + d)^*$	FDCB d C7	LD A, SET 0, $(IY + d)^*$
FDCB d 22	LD D, SLA $(IY + d)^*$	FDCB d 75	BIT 6, $(IY + d)^*$	FDCB d C8	LD B, SET 1, $(IY + d)^*$
FDCB d 23	LD E, SLA $(IY + d)^*$	FDCB d 76	BIT 6, $(IY + d)$	FDCB d C9	LD C, SET 1, $(IY + d)^*$
FDCB d 24	LD H, SLA $(IY + d)^*$	FDCB d 77	BIT 6, $(IY + d)^*$	FDCB d CA	LD D, SET 1, $(IY + d)^*$
FDCB d 25	LD L, SLA $(IY + d)^*$	FDCB d 78	BIT 7, $(IY + d)^*$	FDCB d CB	LD E, SET 1, $(IY + d)^*$

FDCB d CC	LD H, SET 1, (IY + d)*
FDCB d CD	LD L, SET 1, (IY + d)*
FDCB d CE	SET 1, (IY + d)
FDCB d CF	LD A, SET 1, (IY + d)*
FDCB d D0	LD B, SET 2, (IY + d)*
FDCB d D1	LD C, SET 2, (IY + d)*
FDCB d D2	LD D, SET 2, (IY + d)*
FDCB d D3	LD E, SET 2, (IY + d)*
FDCB d D4	LD H, SET 2, (IY + d)*
FDCB d D5	LD L, SET 2, (IY + d)*
FDCB d D6	SET 2, (IY + d)
FDCB d D7	LD A, SET 2, (IY + d)*
FDCB d D8	LD B, SET 3, (IY + d)*
FDCB d D9	LD C, SET 3, (IY + d)*
FDCB d DA	LD D, SET 3, (IY + d)*
FDCB d DB	LD E, SET 3, (IY + d)*
FDCB d DC	LD H, SET 3, (IY + d)*
FDCB d DD	LD L, SET 3, (IY + d)*
FDCB d DE	SET 3, (IY + d)
FDCB d DF	LD A, SET 3, (IY + d)*
FDCB d E0	LD B, SET 4, (IY + d)*
FDCB d E1	LD C, SET 4, (IY + d)*
FDCB d E2	LD D, SET 4, (IY + d)*
FDCB d E3	LD E, SET 4, (IY + d)*
FDCB d E4	LD H, SET 4, (IY + d)*
FDCB d E5	LD L, SET 4, (IY + d)*
FDCB d E6	SET 4, (IY + d)
FDCB d E7	LD A, SET 4, (IY + d)*
FDCB d E8	LD B, SET 5, (IY + d)*
FDCB d E9	LD C, SET 5, (IY + d)*
FDCB d EA	LD D, SET 5, (IY + d)*
FDCB d EB	LD E, SET 5, (IY + d)*
FDCB d EC	LD H, SET 5, (IY + d)*
FDCB d ED	LD L, SET 5, (IY + d)*
FDCB d EE	SET 5, (IY + d)
FDCB d EF	LD A, SET 5, (IY + d)*
FDCB d F0	LD B, SET 6, (IY + d)*
FDCB d F1	LD C, SET 6, (IY + d)*
FDCB d F2	LD D, SET 6, (IY + d)*
FDCB d F3	LD E, SET 6, (IY + d)*
FDCB d F4	LD H, SET 6, (IY + d)*
FDCB d F5	LD L, SET 6, (IY + d)*
FDCB d F6	SET 6, (IY + d)
FDCB d F7	LD A, SET 6, (IY + d)*
FDCB d F8	LD B, SET 7, (IY + d)*
FDCB d F9	LD C, SET 7, (IY + d)*
FDCB d FA	LD D, SET 7, (IY + d)*
FDCB d FB	LD E, SET 7, (IY + d)*
FDCB d FC	LD H, SET 7, (IY + d)*
FDCB d FD	LD L, SET 7, (IY + d)*
FDCB d FE	SET 7, (IY + d)
FDCB d FF	LD A, SET 7, (IY + d)*
FDE1	POP IY
FDE3	EX (SP), IY
FDE5	PUSH IY
FDE9	JP (IY)
FDF9	LD SP, IY
FE n	CP n
FF	RST 38h