Zilog Z80 CPU Specifications

by Sean Young (syoung@cs.vu.nl)

Last update: September 21, 1997

Opcode Prefixes

There are four different opcode prefixes: CB, DD, ED and FD. If an opcode begins the DD prefix, the IX register is used in stead of the HL register and likewise the FD prefix results in use of the IY register in stead of the HL register. If HL refers to memory address, (e.g. LD A, (HL)), an offset d is added to the opcode (e.g. LD A, (IX + d)). If the instruction uses the H or L register, the high order byte or the low order byte of the IX or IY register is used. There are two exceptions to this rule, though: the EXX and EX DE, HL instructions. These instructions cannot be changed with a DD or FD prefix. If the instruction does not use the HL, H or L register, the instruction is executed as without the DD or FD prefix (except for the DDCB and FDCB opcode prefixes). Multiple DDs or FDs after each other operate like NOPs. If a instruction is preceded by an ED, a new set of instructions is used (see Opcode list). If the opcode is not listed, it will operate as two NOPs. Similarly the CB, FDCB and the DDCB select a new instruction set, though every possible instruction has a function and is listed.

The IM 0/1 and RETI/N instructions

The opcode list shows these two strange instructions. They are unofficial, and because both possibilities operate exactly the same way on a MSX, I can not determine which one they are. It is not important on a MSX though, but if anyone knows which one they are, please let me know.

Registers

The Z80 has the following (accessible) registers: I, R, A, F, BC, DE, HL, IX, IY, SP, PC, AF', BC', DE' and HL'.

The R register is for memory refresh. It is increased by 1 after every instruction, whereby the CB, DD, DDCB, ED, FD and FDCB prefixes are viewed as separate instructions. Bit 7 is never modified, but it can be changed with LD A,R.

The F register is the flag register. It has the following structure:

- Bit 7: The S flag: if the result of the operation is negative, this flag is high. This is a copy of the MSB of the result of the operation.
- Bit 6: The Z flag: if the result is zero, this flag is high.
- Bit 5: This bit has no official name. Throughout this document it is referred to as 'b5'. It is a copy of bit 5 of the result of the operation.
- Bit 4: The H flag. This is the carry from bit 3 to bit 4 of the operation. Used with DAA instruction.
- Bit 3: This bit has no official name. Throughout this document it is referred to as 'b3'. It is a copy of bit 3 of the result of the operation.
- Bit 2: The P/V flag. It contains the overflow (high if two's complements result does not fit in register) or the parity (parity of number of high bits in result of operation). See description of instructions for which one.
- Bit 1: The N flag. It is high if the last operation was an subtraction, otherwise it was an addition. Used with DAA instruction
- Bit 0: The C flag. If the result of the operation does not fit in the register, this bit is high.

Sometimes the flags have other meanings. See descriptions of instructions for details.

Interrupts

There are two types of interrupts: mask-able and non mask-able, and the are two flip-flops associated with interrupts: IFF₁ and IFF₂. DI resets both and EI sets both. If IFF₁ is set then mask-able interrupts are accepted. When an non mask-able interrupt occurs, the IFF₁ is reset, so disabling mask-able interrupts. When the CPU returns from a non mask-able interrupt (with RETN) the IFF₂ is copied into IFF₁ (and thus restored). Only IFF₂ can be read (with LD A, I and LD A, R IFF₂ is copied into the P/V flag).

MSX Specific: non mask-able interrupts never occur in a MSX, so the two interrupt flip-flops are always identical. Viewing the CPU as though it has one Interrupt flip-flop is not incorrect.

Interrupt Modes

Interrupt modes can be set with the IM x instructions. They only affect mask-able interrupts. When a mask-able interrupt occurs, the interrupting device must supply a value. Interrupt Mode 0:

The value the interrupting device supplies is interpreted as an 8 bit opcode which is executed (usually RST p instructions).

Interrupt Mode 1:

A call is made to address 38h. The value the interrupting device supplies is ignored. Interrupt Mode 2:

A call is made to an address read from address (register I \times 256 + value from interrupting device). MSX Specific: The MSX has one interrupting device (the VDP), which always provides value FFh (instruction RST 38h), so the MSX operates the same in Interrupt Mode 0 as in 1. In IM 2 a call is made to an address read from address (register I \times 256 + FFh).

Instructions Descriptions

8 bit Load Group

	Symbolic					ags				Opcode		No. of	No. of M	No. of T	
Mnemonic	Operation	S	Z	F5	Н	F3	P/V	N	С	76 543 210	Hex	Bytes	Cycles	States	Comments
LD r, r' LD p, p'*	$r \leftarrow r'$	•	•	•	•	•	•	•	•	01 r r' 11 011 101	DD	1 2	1 2	4 8	<u>r, r' Reg.</u> 000 B
LD р, р	$p \leftarrow p'$	Ī	•	•	•	•	•	•	•	01 p p'	טט	2	2	0	000 В 001 С
LD q, q'*	$q \leftarrow q'$	•	•	•	•	•	•	•	•	11 111 101	FD	2	2	8	010 D
										01 q q'				_	011 E
LD r, n	$r \leftarrow n$	•	•	•	•	•	•	•	•	00 r 110		2	2	7	100 H
LD p, n*	$p \leftarrow n$									← n → 11 011 101	DD	3	3	11	101 L 111 A
LD β, П	b — II									00 p 110	DD	3	J		111 A
										\leftarrow n \rightarrow					p, p' Reg.
LD q, n*	$q \leftarrow n$	•	•	•	•	•	•	•	•	11 111 101	FD	3	3	11	000 B
										00 q 110					001 C
LD r, (HL)	$r \leftarrow (HL)$									← n → 01 r 110		1	2	7	010 D 011 E
LD r, (IX + d)	$r \leftarrow (IX + d)$									11 011 101	DD	3	5	, 19	100 IX _H
, ()	1 (()(')()									01 r 110		· ·			101 IXL
										\leftarrow d \rightarrow					111 A
LD r, (IY + d)	$r \leftarrow (IY + d)$	•	•	•	•	•	•	•	•	11 111 101	FD	3	5	19	
										01 r 110 ← d →					<u>q, q' Req.</u> 000 B
LD (HL), r	$(HL) \leftarrow r$									← d → 01 110 r		1	2	7	000 B
LD (IX + d), r	$(IX + d) \leftarrow r$	•	•	•	•	•	•	•		11 011 101	DD	3	5	19	010 D
, ,,	(/ ,									01 110 r					011 E
										\leftarrow d \rightarrow					100 IY _H
LD (IY + d), r	$(IY + d) \leftarrow r$	•	•	•	•	•	•	•	•	11 111 101	FD	3	5	19	101 IY _L
										01 110 r ← d →					111 A
LD (HL), n	$(HL) \leftarrow n$			•						00 110 110	36	2	3	10	
<i>\ //</i>	()									\leftarrow n \rightarrow					
LD (IX + d), n	$(IX + d) \leftarrow n$	•	•	•	•	•	•	•	•	11 011 101	DD	4	5	19	
										00 110 110	36				
										$\begin{array}{ccc} \leftarrow & d & \rightarrow \\ \leftarrow & n & \rightarrow \end{array}$					
LD (IY + d), n	$(IY + d) \leftarrow n$				•					← n → 11 111 101	FD	4	5	19	
(),	()									00 110 110	36		•		
										\leftarrow d \rightarrow					
LD 4 (DO)	4 (50)									\leftarrow n \rightarrow	0.4	4	0	7	
LD A, (BC) LD A, (DE)	$A \leftarrow (BC)$ $A \leftarrow (DE)$:	:	:	:	:	:	:	:	00 001 010 00 011 010	0A 1A	1 1	2 2	7 7	
LD A, (DL) LD A, (nn)	$A \leftarrow (DE)$ $A \leftarrow (nn)$								•	00 011 010	3A	3	4	13	
25 7 (, ()	/ ((iii)									← n →	0, 1	Ü			
										\leftarrow n \rightarrow					
LD (BC), A	$(BC) \leftarrow A$	•	•	•	•	•	•	•	•	00 000 010	02	1	2	7	
LD (DE), A	(DE) ← A	•	•	•	•	•	•	•	•	00 010 010	12	1	2	7	
LD (nn), A	(nn) ← A	•	•	•	•	•	•	•	•	00 110 010	32	3	4	13	
										$\begin{array}{ccc} \leftarrow & n & \rightarrow \\ \leftarrow & n & \rightarrow \end{array}$					
LD A, I	$A \leftarrow I$	1	1	1	0	1	IFF	2 0	•	11 101 101	ED	2	2	9	
		*								01 010 111	57				
LD A, R	$A \leftarrow R$	1	1	\updownarrow	0	\$	IFF	2 0	•	11 101 101	ED	2	2	9	R is read after it
LD I, A	1.4. A									01 011 111 11 101 101	5F ED	2	2	9	is increased.
LD I, A	$I \leftarrow A$	٠	•	•	-	•	•	•	-	01 000 111	47	2	_	9	
LD R, A	$R \leftarrow A$	•	•	•	•	•	•	•	•	11 101 101	ED	2	2	9	R is written after it
-										01 001 111	4F				is increased.
Notes:	r, r' mea	ns a	any	of th	ne re	egis	ters	A, E	3, C,	D, E, H, L.					

Flag Notation:

r, r' means any of the registers A, B, C, D, E, H, L.
p, p' means any of the registers A, B, C, D, E, IX_H, IX_L.
q, q' means any of the registers A, B, C, D, E, IY_H, IY_L.
dd_L, dd_H refer to high order and low order eight bits of the register respectively.
* means unofficial instruction.
• = flag is not affected, 0 = flag is reset, 1 = flag is set,

↑ = flag is set according to the result of the operation, IFF₂ = the interrupt flip-flop 2 is copied.

16 bit Load Group

Mnemonic	Symbolic Operation	S	7	F5	FI	ags F3	РΛ	/ N	С	Opcode 76 543 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
LD dd, nn	dd ← nn	•	•	•	•	•	•	•	•	00 dd0 001	TICX	3	3	10	<u>dd Pair</u>
IDIV no	IV									$\leftarrow n \rightarrow \\ \leftarrow n \rightarrow \\ 11 \; 011 \; 101$	DD	4	4	1.1	00 BC 01 DE
LD IX, nn	IX ← nn	•	•	•	•	•	•	•	•	11 011 101 00 110 001 ← n → ← n →	DD 21	4	4	14	02 HL 03 SP
LD IY, nn	IY ← nn	•	•	•	•	•	•	•	•	11 111 101 00 110 001 ← n →	FD 21	4	4	14	
LD HL, (nn)	$L \leftarrow (nn) \\ H \leftarrow (nn+1)$	•	•	•	•	•	•	•	•	← n → 00 101 010 ← n →	2A	3	5	16	
LD dd, (nn)	$\begin{array}{l} dd_L \leftarrow (nn) \\ dd_H \leftarrow \\ (nn+1) \end{array}$	•	•	•	•	•	•	•	•	← n → 11 101 101 01 dd1 011 ← n →	ED	4	6	20	
LD IX, (nn)	$\begin{aligned} IX_L \leftarrow (nn) \\ IX_H \leftarrow (nn+1) \end{aligned}$	•	•	•	•	•	•	•	•	← n → 11 011 101 00 101 010 ← n →	DD 2A	4	6	20	
LD IY, (nn)	$\begin{aligned} & IY_L \leftarrow (nn) \\ & IY_H \leftarrow (nn+1) \end{aligned}$	•	•	•	•	•	•	•	•	← n → 11 111 101 00 101 010 ← n →	FD 2A	4	6	20	
LD (nn), HL	(nn) ← L (nn+1) ← H	•	•	•	•	•	•	•	•	← n → 00 100 010 ← n →	22	3	5	16	
LD (nn), dd	$\begin{array}{l} (nn) \leftarrow dd_L \\ (nn+1) \leftarrow \\ dd_H \end{array}$	•	•	•	•	•	•	•	•	← n → 11 101 101 01 dd0 011 ← n →	DD	4	6	20	
LD (nn), IX	$\begin{array}{l} (nn) \leftarrow IX_L \\ (nn+1) \leftarrow IX_H \end{array}$	•	•	•	•	•	•	•	•	← n → 11 011 101 00 100 010 ← n →	DD 22	4	6	20	
LD (nn), IY	$\begin{array}{l} (nn) \leftarrow IY_L \\ (nn+1) \leftarrow IY_H \end{array}$	•	•	•	•	•	•	•	•	← n → 11 111 101 00 100 010 ← n →	FD 22	4	6	20	
LD SP, HL LD SP, IX	$\begin{array}{l} SP \leftarrow HL \\ SP \leftarrow IX \end{array}$	•	•	•	•	•	•	•	•	← n → 11 111 001 11 011 101	F9 DD	1 2	1 2	6 10	
LD SP, IY	$SP \leftarrow IY$			•						11 111 001 11 111 101	F9 FD	2	2	10	
PUSH qq	$SP \leftarrow SP - 1$ $(SP) \leftarrow qq_H$ $SP \leftarrow SP - 1$	•	•	•	•	•	•	•	•	11 111 001 11 qq0 101	F9	1	3	11	<u>qq Pair</u> 00 BC 01 DE
PUSH IX	$ \begin{aligned} (SP) &\leftarrow qq_L \\ SP &\leftarrow SP-1 \\ (SP) &\leftarrow IX_H \\ SP &\leftarrow SP-1 \end{aligned} $	•	•	•	•	•	•	•	•	11 011 101 11 100 101	DD E5	2	4	15	10 HL 11 AF
PUSH IY	$ \begin{aligned} (SP) \leftarrow IX_L \\ SP \leftarrow SP - 1 \\ (SP) \leftarrow IY_H \\ SP \leftarrow SP - 1 \end{aligned} $	•	•	•	•	•	•	•	•	11 111 101 11 100 101	FD E5	2	4	15	
POP qq	$ \begin{aligned} (SP) &\leftarrow IY_L \\ (SP) &\leftarrow qq_L \\ SP &\leftarrow SP + 1 \\ (SP) &\leftarrow qq_H \end{aligned} $	•	•	•	•	•	•	•	•	11 qq0 001		1	3	10	
POP IX	$SP \leftarrow SP + 1$ $(SP) \leftarrow IX_L$ $SP \leftarrow SP + 1$ $(SP) \leftarrow IX_H$	•	•	•	•	•	•	•	•	11 011 101 11 100 001	DD E1	2	4	14	
POP IY	$SP \leftarrow SP + 1$ $(SP) \leftarrow IY_{L}$ $SP \leftarrow SP + 1$ $(SP) \leftarrow IY_{H}$	•	•	•	•	•	•	•	•	11 111 101 11 100 001	FD E1	2	4	14	
Notes:	SP ← SP + 1 dd is any	of ti	ho r	ogio	tor	noir	DC.	DE	: Ш	en en					

dd is any of the register pair BC, DE, HL, SP.
qq is any of the register pair BC, DE, HL, AF.
• = flag is not affected, 0 = flag is reset, 1 = flag is set, \$\pm\$ = flag is set according to the result of the operation. Flag Notation:

Exchange, Block Transfer and Search Groups

Manania	Symbolic	Flags Opcode	No.of No.of M	No.of T
Mnemonic EX DE, HL	Operation DE ↔ HL	S Z F5 H F3 P/V N C 76 543 210 H • • • • • • 11 101 011 E	ex Bytes Cycles B 1 1	States Comments 4
EX AF, AF'	$AF \leftrightarrow AF'$	• • • • • 00 001 000		4
EXX	BC ↔ BC'	• • • • • • 11 011 001 D		4
.,,,,	DE ↔ DE'	11011001 B		7
	HL ↔ HL'			
X (SP), HL	(SP+1) ↔ H	• • • • • 11 100 011 E	3 1 5	19
-X (OI), TIL	(SP) ↔ L	11 100 011 2		10
EX (SP), IX	(SP+1) ↔	• • • • • 11 011 101 D	D 2 6	23
=X (OI), IX	IX _H	11 100 011 E		20
	$(SP) \leftrightarrow IX_L$	11 100 011 2		
EX (SP), IY	(SP+1) ↔	• • • • • • 11 111 101 F	D 2 6	23
_, ((),	IY _H	11 100 011 E		
	$(SP) \leftrightarrow IY_L$			
_DI	(DE) ← (HL)	• \$\psi^1 0 \$\psi^2 \$\psi^3 0 \cdot \text{11 101 101 E}	D 2 4	16
	DE ← DE +	10 100 000 A		
	1			
	HL ← HL + 1			
	BC ← BC - 1			
_DIR	$(DE) \leftarrow (HL)$	• \$\psi^1 0 \$\psi^2 0 0 • 11 101 101 E		21 if BC \neq 0
	DE ← DE +	10 110 000 B		16 if $BC = 0$
	1			
	$HL \leftarrow HL + 1$			
	BC ← BC - 1			
	repeat until:			
	BC = 0			
_DD	$(DE) \leftarrow (HL)$	• \updownarrow^1 0 \updownarrow^2 \updownarrow^3 0 • 11 101 101 E		16
	DE ← DE - 1	10 101 000 A	8	
	$HL \leftarrow HL - 1$			
	BC ← BC - 1			
_DDR	$(DE) \leftarrow (HL)$	• \updownarrow^1 0 \updownarrow^2 0 0 • 11 101 101 E		21 if BC ≠ 0
	DE ← DE - 1	10 111 000 B	8 2 4	16 if $BC = 0$
	$HL \leftarrow HL - 1$			
	BC ← BC - 1			
	repeat until:			
001	BC = 0	V 04 05 04 06 03 4 44 404 404 5	D 0 4	10
CPI	A - (HL)	$(2^4 \downarrow^4 \downarrow^5 \downarrow^4 \downarrow^6 \downarrow^3 1 \cdot 11 101 101 E$		16
	HL ← HL + 1	10 100 001 A	I	
CDID	BC ← BC -1	⁴ Λ ⁴ Λ ⁵ Λ ⁴ Λ ⁶ Λ ³ 1 • 11 101 101 E	D 2 5	21 # DO . 0 1
CPIR	A - (HL)	$^{.4} \downarrow^{4} \downarrow^{5} \downarrow^{4} \downarrow^{6} \uparrow^{3} 1$ • 11 101 101 E		21 if BC ≠ 0 and
	HL ← HL + 1 BC ← BC -1	10 110 001 B	2 4	$A \neq (HL)$. 16 if BC = 0 or
	Repeat until:		۷ 4	A = (HL)
	A = (HL) or			A - (I IL)
	BC = 0			
CPD	A - (HL)	£ ⁴ ↓ ⁴ ↓ ⁵ ↓ ⁴ ↓ ⁶ ↓ ³ 1 • 11 101 101 E	D 2 4	16
-	HL ← HL - 1	10 101 001 A		· -
	BC ← BC -1			
CPDR	A - (HL)	2 ⁴ ↑ ⁴ ↑ ⁵ ↑ ⁴ ↑ ⁶ ↑ ³ 1 • 11 101 101 E	D 2 5	21 if BC ≠ 0 and
	HL ← HL - 1	10 111 001 B	9	A ≠ (HL).
	BC ← BC -1		2 4	16 if BC = 0 or
	Repeat until:			A = (HL)
	A = (HL) or			. ,
	BC = 0			
Notes:		by of bit 1 of A + last transferred byte, thus (A		
		by of bit 3 of A + last transferred byte, thus (A		
			l.	
	⁴ These	s are set as in CP (HL)		
	 F3 is a P/V flag These 		+ (HL)) ₃ -	er the comparison.

 ⁵ F5 is copy of bit 1 of A - last compared address - H, thus (A - (HL) - H)₁. H is as in F after the comparison.
 ⁶ F3 is copy of bit 3 of A - last compared address - H, thus (A - (HL) - H)₃. H is as in F after the comparison.
 • = flag is not affected, 0 = flag is reset, 1 = flag is set, ↑ = flag is set according to the result of the operation.

Flag Notation:

8 bit Arithmetic and Logical Group

Mnemonic	Symbolic Operation	s z	F5		lags F3	P/V	N	С	Opcode 76 543 210	Hex	No.of Bytes	No.of M Cycles	No.of T	Comments
	<u> </u>					<u></u>							States	
ADD A, r	$A \leftarrow A + r$	1	1	\$	\$			1	10 <u>000</u> r		1	1	4	r Reg. p Reg.
ADD A, p*	$A \leftarrow A + p$	1 1	\downarrow	\$	\$	V	0	\updownarrow	11 011 101	DD	2	2	8	000 B 000 B
ADD A, q*	$A \leftarrow A + q$	1 1	1	\$	1	V	0	1	10 <u>000</u> p 11 111 101	FD	2	2	8	001 C 001 C 010 D 010 D
ADD A, q	$A \leftarrow A + q$	1 1	\	\downarrow	\	V	U	\downarrow	10 <u>000</u> q	ΓD	2	2	0	010 D 010 D 011 E 011 E
ADD A, n	$A \leftarrow A + n$	1 1	1	1	1	V	0	1	11 000 110		2	2	8	100 H 100 IX _H
	, , , , , , , , , , , , , , , , , , ,	V V	•	Ψ	•	-	•	Ψ	← n →		_	_	Ū	101 L 101 IX _H
ADD A, (HL)	$A \leftarrow A + (HL)$	1 1	1	1	\updownarrow	V	0	\updownarrow	10 <u>000</u> 110		1	2	7	111 A 111 A
ADD A, $(IX + d)$	$A \leftarrow A + (IX + d)$	1 1 1	1	1	1	V	0	1	11 011 101	DD	3	5	19	
									10 <u>000</u> 110					
									\leftarrow d \rightarrow					
ADD A, $(IY + d)$	$A \leftarrow A + (IY + d)$	1 1	1	1	\updownarrow	V	0	\updownarrow	11 111 101	FD	3	5	19	
									10 <u>000</u> 110					
ADC A, s	$A \leftarrow A + s + CY$	1 1		\$	1	V	0	\$	$\leftarrow \frac{\overline{d}}{001} \rightarrow$					s is any of r, n, (HL),
SUB A, s	$A \leftarrow A + S + C + C + C + C + C + C + C + C + C$	1 1 1	1	†	‡		1	$\stackrel{\downarrow}{\downarrow}$	<u>001</u> 010					(IX+d), (IY+d), p, q
SBC A, s	$A \leftarrow A - S$ $A \leftarrow A - S - CY$	1 1 1 1	†		†			†	010 011					as shown for the ADD
AND s	$A \leftarrow A \cdot S \cdot C \cdot A \leftarrow A \cdot A$	\uparrow \uparrow	†	1	†			0	100					instruction. The
OR s	$A \leftarrow A OR s$	*	*	0	*			0	110					underlined bits
		V V	•	-	•	-		-						replace
XOR s	$A \leftarrow A XOR s$	1 1 1	1	0	1		0	0	<u>101</u>					the underlined bits in
CP s	A - s	† † †	1	1	1			\updownarrow	<u>111</u>					the ADD set.
INC r	r ← r + 1	† †	1	1	1		-	•	00 r <u>100</u>		1	1	4	
INC p*	p ← p + 1	1 1	1	1	\updownarrow	V	0	•	11 011 101	DD	2	2	8	q Reg.
INC **		* *		^	^	V	^		00 p <u>100</u> 11 111 101	FD	2	2	0	000 B 001 C
INC q*	q ← q + 1	1 1	1	\$	\$	V	0	•	00 q 100	FD	2	2	8	010 D
INC (HL)	$(HL) \leftarrow (HL) + 1$	1 1	1	1	\$	V	0		00 q <u>100</u>		1	3	11	010 B 011 E
INC (IX + d)	(IX + d) ←	1 1 1	1	Ť	*		0		11 011 101	DD	3	6	23	100 IY _H
(2)	(IX + d) + 1	V V	•	Ψ	•	-	•		00 110 100		•		_0	101 IYL
	,								\leftarrow d \rightarrow					111 A
INC (IY + d)	$(IY + d) \leftarrow$	1 1	1	1	1	V	0	•	11 111 101	FD	3	6	23	
	(IY + d) + 1								00 110 <u>100</u>					
									\leftarrow d \rightarrow					
DEC m	m ← m - 1	1 1	\$	\$	\$	V	1	•	<u>101</u>					m is any of r, p, q,
														(HL), (IX+d), (IY+d), as shown for the INC
														instruction. DEC
														same format and
														states as INC.
														Replace 100 with 101
														in opcode.

Notes:

¹ F5 and F3 are copied from the operand (s), not from the result of (A - s). The V symbol in the P/V flag column indicates that the P/V flags contains the overflow of the operation. Similarly the P symbol indicates parity.

r means any of the registers A, B, C, D, E, H, L. p means any of the registers A, B, C, D, E, IX_H, IX_L. q means any of the registers A, B, C, D, E, IY_H, IY_L.

dd_L, dd_H refer to high order and low order eight bits of the register respectively.

CY means the carry flip-flop.

* means unofficial instruction.

• = flag is not affected, 0 = flag is reset, 1 = flag is set, ↑ = flag is set according to the result of the operation. Flag Notation:

16 bit Arithmetic Group

	Symbolic	Flags	Opcode	No.of No.of I	M No.of T
Mnemonic	Operation	S Z F5 H F3 P/V N C	76 543 210 Hex	Bytes Cycles	S States Comments
ADD HL, ss	HL ← HL + ss	\cdot \cdot \uparrow^2 \uparrow^2 \uparrow^2 \cdot 0 \uparrow^1	00 ss1 001	1 3	11 <u>ss Reg.</u>
ADC HL, ss	$HL \leftarrow HL + ss + CY$	$\uparrow^1 \uparrow^1 \uparrow^2 \uparrow^2 \uparrow^2 V^1 0 \uparrow^1$	11 101 101 ED	2 4	15 00 BC
			01 ss1 010		01 DE
SBC HL, ss	$HL \leftarrow HL$ - ss - CY	$\uparrow^1 \uparrow^1 \uparrow^2 \uparrow^2 \downarrow^2 V^1 1 \uparrow^1$	11 101 101 ED	2 4	15 10 HL
			01 ss0 010		11 SP
ADD IX, pp	$IX \leftarrow IX + pp$	• • $\updownarrow^2 \updownarrow^2 \updownarrow^2$ • 0 \updownarrow^1	11 011 101 DD	2 4	15
			00 pp1 001		<u>pp Reg.</u>
ADD IY, rr	$IY \leftarrow IY + rr$	• • $\updownarrow^2 \updownarrow^2 \updownarrow^2 \bullet 0 \updownarrow^1$	11 111 101 FD	2 4	15 00 BC
			00 rr1 001		01 DE
INC ss	ss ← ss + 1		00 ss0 011	1 1	6 10 IX
INC IX	$IX \leftarrow IX + 1$	• • • • • • •	11 011 101 DD	2 2	10 11 SP
			00 100 011 23		
INC IY	$IY \leftarrow IY + 1$		11 111 101 FD	2 2	10 <u>rr Reg.</u>
			00 100 011 23		00 BC
DEC ss	ss ← ss - 1		00 ss1 011	1 1	6 01 DE
DEC IX	IX ← IX - 1		11 011 101 DD	2 2	10 10 IY
			00 101 011 2B		11 SP
DEC IY	IY ← IY - 1		11 111 101 FD	2 2	10
			00 101 011 2B		

Notes:

The V symbol in the P/V flag column indicates that the P/V flags contains the overflow of the operation.

ss means any of the registers BC, DE, HL, SP. pp means any of the registers BC, DE, IX, SP.

rr means any of the registers BC, DE, IY, SP.

16 bit additions are performed by first adding the two low order eight bits, and then the two high order eight bits.

¹ Indicates the flag is affected by the 16 bit result of the operation.

² Indicates the flag is affected by the 8 bit addition of the high order eight bits.

CY means the carry flip-flop.

Flag Notation: • = flag is not affected, 0 = flag is reset, 1 = flag is set, \$\frac{1}{2}\$ = flag is set according to the result of the operation.

General Purpose Arithmetic and CPU Control Groups

Mnemonic	Symbolic Operation	S	Z	F5		lags F3		/ N	С	Opcode 76 543 210	Hex	No.of Bytes	No.of M Cycles	No.of T States	Comments
DAA	Converts A into packed BCD following add or subtract with BCD operands.	\(\)	\(\)	\(\)	\(\)	\(\)	P	•	\(\)	00 100 111	27	1	1	4	
CPL	$A \leftarrow \overline{A}$			11	1	11		1		00 101 111	2F	1	1	4	One's complement.
NEG ⁴	A ← 0 - A	1.	1	Ì	1	Ì	V	1	1	11 101 101	ED	2	2	8	Two's complement.
		*	*	*	*	•			•	01 000 100	44				'
CCF	$CY \leftarrow \overline{CY}$	•	•	\$1	\$ ²	↑ ¹	•	0	1	00 111 111	3F	1	1	4	Complement carry flag.
SCF	CY ← 1	•	•	11	0	11	•	0	1	00 110 111	37	1	1	4	· ·
NOP	No operations	•	•	•	•	•	•	•	•	00 000 000	00	1	1	4	
HALT	CPU halted	•	•	•	•	•	•	•	•	01 110 110	76	1	1	4	
DI ³	$ \begin{aligned} IFF_1 &\leftarrow 0 \\ IFF_2 &\leftarrow 0 \end{aligned} $	•	•	•	•	•	•	•	•	11 110 011	F3	1	1	4	
El ³	$ \begin{array}{c} IFF_1 \leftarrow 1 \\ IFF_2 \leftarrow 1 \end{array} $	•	•	•	•	•	•	•	•	11 111 011	FB	1	1	4	
IM 0 ⁴	Set interrupt mode 0	•	•	•	•	•	•	•	•	11 101 101 01 000 110	ED 46	2	2	8	
M 1 ⁴	Set interrupt mode 1	•	•	•	•	•	•	•	•	11 101 101 01 010 110	ED 56	2	2	8	
IM 2 ⁴	Set interrupt mode 2	•	•	•	•	•	•	•	•	11 101 101 01 011 110	ED 5E	2	2	8	

Notes:

Flag Notation:

The V symbol in the P/V flag column indicates that the P/V flags contains the overflow of the operation. Similarly the P symbol indicates parity.

- F5 and F3 are a copy of bit 5 and 3 of register A
- $^2~$ H contains the previous carry state (after instruction H \leftrightarrow C)
- ³ No interrupts are issued directly after a DI or EI.
- This instruction has other unofficial opcodes, see Opcodes list.

CY means the carry flip-flop.

• = flag is not affected, 0 = flag is reset, 1 = flag is set, ↑ = flag is set according to the result of the operation.

Rotate and Shift Group

Mnemonic	Symbolic Operation	s	Z	F5		lags F3		'N	С	Opcode 76 543 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
RLCA	CY+17←0+	•	•	1	0	1	•	0	\(\)	00 000 111	07	1	1	4	
RLA	<u>CY+7←0</u> +	•	•	1	0	1	•	0	\(\)	00 010 111	17	1	1	4	
RRCA	<u>+7→0</u> →CY	•	•	1	0	1	•	0	1	00 001 111	0F	1	1	4	
RRA	+ <u>7→0</u> + <u>CY</u>)	•	•	1	0	1	•	0	1	00 011 111	1F	1	1	4	
RLC r	CY+17 ← 0+	\$	\	1	0	1	Р	0	\(\)	11 001 011 00 000 r	СВ	2	2	8	r Reg. 000 B
RLC (HL)	CY+7 -0 +	1	\$	\$	0	1	Р	0	\$	11 001 011 00 <u>000</u>	СВ	2	4	15	001 C 010 D
RLC (IX + d)		1	\	\	0	1	Р	0	\	110 11 011 101 11 001 011 ← d → 00 000	DD CB	4	6	23	011 E 100 H 101 L 111 A
RLC (IY + d)	CY+7 FO +	1	\	\$	0	\	Р	0	\	110 11 111 101 11 001 011 ← d → 00 000	FD CB	4	6	23	
LD r,RLC (IX + d)*	$r \leftarrow (IX + d)$ RLC r $(IX + d) \leftarrow r$	1	\$	\	0	\$	Р	0	\$	110 11 011 101 11 001 011 ← d →	DD CB	4	6	23	
LD r,RLC (IY + d)*	$r \leftarrow (IY + d)$ RLC r $(IY + d) \leftarrow r$	\$	\	1	0	\	Р	0	\	00 <u>000</u> r 11 111 101 11 001 011 ← d →	FD CB	4	6	23	
RL m RRC m RR m SLA m SLL m* SRA m SRL m	(CY+7←0+ 47→0→CY 47→0→CY CY+7←0+0 CY+7←0+1 47→0→CY 0+7→0→CY	\$\dagger\$ \$\dagger\$ \$\dagger\$ \$\dagger\$ \$\dagger\$	$\begin{array}{c} \updownarrow \\ \updownarrow $	$\begin{array}{c} \updownarrow \\ \updownarrow $	0 0 0 0 0 0	$\updownarrow \downarrow \downarrow$	P P P P P	0 0 0 0 0 0	$\begin{array}{c} \updownarrow \\ \updownarrow $	00 000 r 010 001 011 100 110 101 111					Instruction format and states are the same as RLC. Replace <u>000</u> with new number.
RLD	03147 03147 A (HL)	\(\)	†	†	0	‡	Р	0	•	11 101 101 01 101	ED 6F	2	5	18	
RRD	03147 0347 A (HL)	1	1	1	0	\$	Р	0	•	111 11 101 101 01 100 111	ED 67	2	5	18	

Notes:

The P symbol in the P/V flag column indicates that the P/V flags contains the parity of the result. r means any of the registers A, B, C, D, E, H, L.
* means unofficial instruction.

CY means the carry flip-flop.

• = flag is not affected, 0 = flag is reset, 1 = flag is set, \$\(\pm\) = flag is set according to the result of the operation. Flag Notation:

Bit Manipulation Group

Mnemonic	Symbolic Operation	Flags S Z F5 H F3 P/V N	Opcode C 76 543 210 Hex	No. of No. of Bytes M Cycles	No. of T States Comments
BIT b, r	$Z \leftarrow r_b$	$\uparrow^1 \uparrow \qquad \uparrow^2 \qquad 1 \qquad \uparrow^3 \qquad \uparrow^4 \qquad 0$	• 11 001 011 CB 01 b r	2 2	8 <u>r Reg.</u> 000 B
BIT b, (HL)		$\uparrow^1 \uparrow \qquad \uparrow^2 \qquad 1 \qquad \uparrow^3 \qquad \uparrow^4 \qquad 0$	• 11 001 011 CB	2 3	12 001 C
BIT b, (IX + d) ⁵	$Z \leftarrow \overline{(HL)_b}$ $Z \leftarrow \overline{(IX + d)_b}$	$\uparrow^1 \uparrow \qquad \uparrow^2 \qquad 1 \qquad \uparrow^3 \qquad \uparrow^4 \qquad 0$	11 001 011 CB	4 5	010 D 20 011 E 100 H 101 L
BIT b, (IY + d) ⁵	$Z \leftarrow \overline{(IY+d)_b}$	↑¹ ↑ ↑² 1 ↑³ ↑⁴ 0	← d → 01 b 110 • 11 111 101 FD 11 001 011 CB ← d →	4 5	111 A 20
SET b, r	$r_b \leftarrow 1$		01 b 110 • 11 001 011 CB 11 b r	2 2	8 <u>b Bit.</u> 000 0 001 1
SET b, (HL)	$(HL)_b \leftarrow 1$		• 11 001 011 CB	2 4	15 010 2
SET b, (IX + d)	$(IX + d)_b \leftarrow 1$	• • • • • • •	11 b 110 11 011 101 DD 11 001 011 CB	4 6	011 3 23 100 4 101 5
SET b, (IY + d)	$(IY+d)_b \leftarrow 1$		← d → 11 b 110 11 111 101 FD 11 001 011 CB ← d →	4 6	110 6 111 7 23
LD r,SET b, (IX + d)*	$\begin{aligned} r &\leftarrow (IX + d) \\ r_b &\leftarrow 1 \\ (IX + d) &\leftarrow r \end{aligned}$		11 b 110 • 11 011 101 DD 11 001 011 CB ← d →	4 6	23
LD r,SET b, (IY + d)*	$\begin{aligned} r &\leftarrow (IY + d) \\ r_b &\leftarrow 1 \\ (IY + d) &\leftarrow r \end{aligned}$		11 b r 11 111 101 FD 11 001 011 CB ← d →	4 6	23
RES b, m	$\begin{aligned} & m_b \leftarrow 0 \\ & m \equiv r, (HL), (IX+d), \\ & (IY+d) \end{aligned}$		11 b r • 10		To form new opcode replace 11 of SET b, s with 10. Flags and states are the same.

BIT instructions are performed by an bitwise AND. 1 S is set if b = 7 and Z = 0 2 F5 is set if b = 5 and Z = 0

Flag Notation:

 $^{^{3}}$ F3 is set if b = 3 and Z = 0

⁴ P/V is set like the Z flag
⁵ This instruction has other unofficial opcodes

^{*} means unofficial instruction.

^{• =} flag is not affected, 0 = flag is reset, 1 = flag is set, \$\frac{1}{2}\$ = flag is set according to the result of the operation.

Input and Output Groups

Mnemonic	Symbolic Operation	Flags S Z F5 H F3 P/V N	Opcode C 76 543 210	No.of Hex Bytes	No.of M Cycles	No.of T States	Comments
IN A, (n)	A ← (n)		• 11 011 011	DB 2	3	11	r Reg.
IN r, (C)	$r \leftarrow (C)$	↑ ↑ ↑ 0 ↑ P 0		ED 2	3	12	000 B 001 C
IN (C)* or IN F, (C)*	Just affects flags, value is lost.	↑ ↑ ↑ 0 ↑ P 0	01 r 000 • 11 101 101 01 110 000	ED 2 70	3	12	010 D 011 E 100 H
INI	$(HL) \leftarrow (C)$ $HL \leftarrow HL + 1$	$\uparrow^1 \uparrow^1 \uparrow^1 \uparrow^3 \uparrow^1 X \uparrow^2$	³ 11 101 101	ED 2 A2	4	16	101 L 111 A
INIR	$\begin{aligned} \mathbf{B} \leftarrow \mathbf{B} - 1 \\ (HL) \leftarrow (C) \\ HL \leftarrow HL + 1 \\ B \leftarrow B - 1 \\ Repeat until \end{aligned}$	0 1 0 \(\frac{1}{3}\) 0 X \(\frac{1}{2}\)		ED 2 B2 2	5 4	21 16	if $B \neq 0$ if $B = 0$
IND	B = 0 (HL) ← (C) HL ← HL - 1	$\updownarrow^1 \updownarrow^1 \ \updownarrow^1 \ \updownarrow^4 \ \updownarrow^1 \ X \updownarrow^2$		ED 2 AA	4	16	
INDR	$B \leftarrow B - 1$ $(HL) \leftarrow (C)$ $HL \leftarrow HL - 1$ $B \leftarrow B - 1$ Repeat until B = 0	0 1 0 \(\frac{1}{4}\) 0 X \(\frac{1}{2}\)		ED 2 BA 2	5 4	21 16	if $B \neq 0$ if $B = 0$
OUT (n), A	(n) ← A		• 11 010 011	D3 2	3	11	
OUT (C), r	$(C) \leftarrow r$	• • • • • • •	← n → 11 101 101 01 r 001	ED 2	3	12	
OUT (C), 0*	(C) ← 0	• • • • • •	• 11 101 101	ED 2	3	12	
OUTI	(C) ← (HL) HL ← HL + 1	$\uparrow^1 \uparrow^1 \uparrow^1 X \uparrow^1 X X$	01 110 001 X 11 101 101 10 100 011	71 ED 2 A3	4	16	
OTIR	$B \leftarrow B - 1$ $(C) \leftarrow (HL)$ $HL \leftarrow HL + 1$ $B \leftarrow B - 1$ Repeat until	0 1 0 X 0 X X		ED 2 B3 2	5 4	21 16	if $B \neq 0$ if $B = 0$
OUTD	B = 0 (C) ← (HL) HL ← HL - 1	$\updownarrow^1 \updownarrow^1 ~\updownarrow^1 ~X ~\updownarrow^1 ~X ~X$	X 11 101 101 10 101 011	ED 2 AB	4	16	
OTDR	B ← B - 1 (C) ← (HL) HL ← HL - 1 B ← B - 1 Repeat until B = 0	0 1 0 X 0 X X		ED 2 BB 2	5 4	21 16	if $B \neq 0$ if $B = 0$
Notes:	The V symbol in the indicates parity. r means any of the symbol in the indicates parity. r means any of the symbol is a symbol in the indicate in the indicates in the indicate in the indicates in	ne P/V flag column indicates he registers A, B, C, D, E, H, by the result of $B \leftarrow B - 1$ as of the last value from the in s the carry of (((C + 1) AND s the carry of (((C - 1) AND s)	L. in DEC B. put (C). 0 255) + (C))	ntains the overflow	v of the ope	ration. Simi	larly the P symbol
Flag Notation:		l instruction. cted, 0 = flag is reset, 1 = fla ording to the result of the op		nknown,			

Jump Group

	Symbolic		Flags	Opcode	No.of No.of M	No.of T
Mnemonic	Operation	S Z F5	H F3 P/V N C	76 543 210 Hex	Bytes Cycles	States Comments
JP nn	PC ← nn	• • •		11 000 011 C3	3 3	10
				\leftarrow n \rightarrow		
				← n →		
JP cc, nn	if cc is true,			11 ccc 010	3 3	10 <u>ccc Condition</u>
	PC ← nn			\leftarrow n \rightarrow		000 NZ 001 Z
				\leftarrow n \rightarrow		010 NC
						011 C
						100 PO
						101 PE
15				00.044.000 40		110 P
JR e	PC ← PC +	• • •	• • • •	00 011 000 18	2 3	12 111 M
JR ss, e	e if ss is true			\leftarrow e - 2 \rightarrow 00 ss 000	2 3	12 if ss is true
JIX 33, C	PC ← PC +			← e - 2 →	2 3 2 2	7 if ss is false
	e .			~ C - Z - /		, , , , , , , , , , , , , , , , , , , ,
JP HL	$PC \leftarrow HL$			11 101 001 E9	1 1	4
JP IX	$PC \leftarrow IX$			11 011 101 DD	2 2	8 ss Condition
				11 101 001 E9		111 C
						110 NC
JP IY	$PC \leftarrow IY$			11 111 101 FD	2 2	8 101 Z
DINZ o	D . D 4			11 101 001 E9 00 010 000 10	2	100 NZ
DJNZ e	$B \leftarrow B - 1$ if $B \neq 0$	• • •		00 010 000 10 ← e - 2 →	2 2 2 3	8 if B = 0 13 if B \neq 0
	II B ≠ U PC ← PC +			← c - ∠ →	۷)	IO II D≠U
	PC ← PC + e					
NI-4	- !!-			the arrange of 100, 100;		

Notes:

e is a signed two-complement number in the range <-126, 129>
e - 2 in the opcode provides an effective number of PC + e as PC incremented by 2 prior to the addition of e.
• = flag is not affected, 0 = flag is reset, 1 = flag is set, ↑ = flag is set according to the result of the operation.

Flag Notation:

Call and Return Group

	Symbolic		Flags	_	Opcode		No.of	No.of M	No.of T	
Mnemonic	Operation	S Z F	5 H F3 P/V N	C	76 543 210	Hex	Bytes	Cycles	States	Comments
CALL nn	$SP \leftarrow SP - 1$ $(SP) \leftarrow PC_H$ $SP \leftarrow SP - 1$ $(SP) \leftarrow PC_L$ $PC \leftarrow nn$	• • •	• • •	•	11 001 101 ← n → ← n →	CD	3	5	17	
CALL cc, nn	if cc is true, $SP \leftarrow SP - 1$ $(SP) \leftarrow PC_H$ $SP \leftarrow SP - 1$ $(SP) \leftarrow PC_L$ $PC \leftarrow nn$			•	11 ccc 100 ← n → ← n →		3 3	3 5	10 17	if cc is false if cc is true
RET	$PC_{L} \leftarrow (SP)$ $SP \leftarrow SP + 1$ $PC_{H} \leftarrow (SP)$ $SP \leftarrow SP + 1$	• • •		•	11 001 001	C9	1	3	10	
RET cc	if cc is true, $PC_L \leftarrow (SP)$ $SP \leftarrow SP + 1$ $PC_H \leftarrow (SP)$ $SP \leftarrow SP + 1$	• • •		•	11 ccc 000		1	1 3	5 11	if cc is false if cc is true
RETI ²	$\begin{aligned} & PC_L \leftarrow (SP) \\ & SP \leftarrow SP + 1 \\ & PC_H \leftarrow (SP) \\ & SP \leftarrow SP + 1 \end{aligned}$	• • •		•	11 101 101 01 001 101	ED 4D	2	4	14	cc Condition 000 NZ 001 Z 010 NC 011 C
RETN ^{1,2}	$PC_{L} \leftarrow (SP)$ $SP \leftarrow SP + 1$ $PC_{H} \leftarrow (SP)$ $SP \leftarrow SP + 1$ $IFF_{1} \leftarrow IFF_{2}$	• • •		•	11 101 101 01 000 101	ED 45	2	4	14	100 PO 101 PE 110 P 111 M
RST p	$\begin{array}{l} \text{SP} \leftarrow \text{SP} - 1 \\ \text{(SP)} \leftarrow \text{PC}_{\text{H}} \\ \text{SP} \leftarrow \text{SP} - 1 \\ \text{(SP)} \leftarrow \text{PC}_{\text{L}} \\ \text{PC} \leftarrow \text{p} \end{array}$		• • • •	•	11 t 111		1	3	11	t p 000 0h 001 8h 010 10h 011 18h 100 20h 101 28h 110 30h 111 38h

Notes: ¹ This instruction has other unofficial opcodes, see Opcode list.

 ² Instruction also IFF₁ ← IFF₂
 • = flag is not affected, 0 = flag is reset, 1 = flag is set, \$\(\tau\) = flag is set according to the result of the operation. Flag Notation:

Instructions sorted by opcode

If an EDxx instruction is not listed, it should operate as two NOPs. If a DDxx or FDxx instruction is not listed, it should operate as without the DD or FD prefix. An asterisk (*) after a instruction means it is unofficial.

00 01 n n 02 03 04 05 06 n 07 08 09 0A 0B 0C 0D 0E n 0F 10 n 11 n n 12 13 14 15 16 n 17 18 n 19 1A 1B 1C 1D n 1E n 1B 1C 1D n 22 n n 23 24 25 26 n 27 28 n 29 2A n n 29 2A n n 33 34 35 36 n 37 38 n 39 30 n 31 n n 32 n n 33 n 34 n n 35 36 n 37 38 n 39 n 30 n 31 n n 32 n n 33 n 34 n n 35 36 n 37 38 n 39 n 30 n 31 n n 32 n n 33 n 34 n n 35 n n 36 n n 37 38 n n 37 38 n n 38 n n 39 n n 30 n n 31 n n 32 n n 33 n n 34 n n 35 n n 37 38 n n 38 n n 38 n n 39 n n 30 n n 31 n n 32 n n 33 n n 36 n n 37 38 n n 38	NOP LD BC, nn LD (BC), A INC BC INC B DEC B LD B, n RLCA EX AF, AF' ADD HL, BC LD A, (BC) DEC BC INC C DEC C LD C, n RRCA DJNZ PC + n LD DE, nn LD (DE), A INC DE INC D DEC D LD D, n RLA JR PC + n ADD HL, DE LD A, (DE) DEC E DEC E LD E, n RRA JR NZ, PC + n LD HL, nn LD (nn), HL INC HL INC HL LD CH LD H, n DAA JR Z, PC + n ADD HL, (lnn) DEC H LD H, n DAA JR Z, PC + n ADD HL, (lnn) DEC H LD H, n DAA JR Z, PC + n ADD HL, (lnn) DEC C LD LD C, n CPL JR NC, PC + n LD SP, nn LD (CHL) LD C (HL) LD C (HL) LD C (HL) LD C (HL) DEC SP INC A DEC SP INC C LD B, B	47 48 49 4A 4B 4C 4D 4E 55 55 56 57 58 59 58 59 58 59 50 61 62 63 64 65 66 67 70 71 77 78 77 78 77 77 78 77 77 77 77 77 77	LD B, A LD C, C LD C, C LD C, C LD C, E LD C, H LD C, C LD C, H LD C, C LD C, A LD D, C LD D, C LD D, E LD D, H LD D, C LD D, E LD D, H LD D, E LD D, H LD D, H LD D, H LD D, H LD D, E LD D, H LD D, E LD D, H LD D, E LD LD E, E LD E, E LD E, E LD E, E LD E, C LD LD L, H LD L, C LD L, E LD L, H LD L, C LD L, E LD C, C LD L, E LD C, C	8E 8F 901 92 93 94 95 96 97 98 99 99 99 99 99 99 99 99 99	ADC C B C D E H L L) A A A A A A A A A A A A A A A A A A A
3C	INC A	83	ADD A, E	CA n n	JP Z, nn
3D	DEC A	84	ADD A, H	CB00	RLC B
3E n	LD A, n	85	ADD A, L	CB01	RLC C
3F	CCF	86	ADD A, (HL)	CB02	RLC D

RRC D RRC E RRC H RRC L RRC (HL) RRC A RL B RL C RL D RL E RL H RL H	CB5D CB5E CB5F CB60 CB61 CB62 CB63 CB64 CB65 CB66 CB67 CB68	BIT 3, L BIT 3, (HL) BIT 3, A BIT 4, B BIT 4, C BIT 4, D BIT 4, E BIT 4, H BIT 4, L BIT 4, L BIT 4, (HL) BIT 5, B BIT 5, C	CBB0 CBB1 CBB2 CBB3 CBB4 CBB5 CBB6 CBB7 CBB8 CBB9 CBBA CBBB	RES 6, B RES 6, C RES 6, D RES 6, E RES 6, H RES 6, L RES 6, (HL) RES 6, A RES 7, B RES 7, C RES 7, D RES 7, D RES 7, L
RR B RR C RR D RR E RR H RR L RR (HL) RR A SLA B SLA C SLA D SLA E SLA H	CB6B CB6C CB6D CB6E CB6F CB70 CB71 CB72 CB73 CB74 CB75 CB76 CB77	BIT 5, E BIT 5, H BIT 5, L BIT 5, (HL) BIT 5, A BIT 6, B BIT 6, C BIT 6, D BIT 6, E BIT 6, H BIT 6, L BIT 6, (HL) BIT 6, A	CBBE CBBF CBC0 CBC1 CBC2 CBC3 CBC4 CBC5 CBC6 CBC7 CBC6 CBC7 CBC8 CBC9 CBCA	RES 7, (HL) RES 7, A SET 0, B SET 0, C SET 0, D SET 0, E SET 0, H SET 0, (HL) SET 0, (HL) SET 1, B SET 1, C SET 1, D
SLA (HL) SLA A SRA B SRA C SRA D SRA E SRA H SRA L SRA (HL) SRA A SLL B* SLL C*	CB79 CB7A CB7B CB7C CB7D CB7E CB7F CB80 CB81 CB82 CB83 CB84	BIT 7, C BIT 7, D BIT 7, E BIT 7, H BIT 7, L BIT 7, (HL) BIT 7, A RES 0, B RES 0, C RES 0, D RES 0, E RES 0, H	CBCC CBCD CBCE CBCF CBD0 CBD1 CBD2 CBD3 CBD4 CBD5 CBD6 CBD7	SET 1, E SET 1, H SET 1, L SET 1, (HL) SET 2, B SET 2, C SET 2, D SET 2, E SET 2, H SET 2, L SET 2, (HL) SET 2, A
SLL E* SLL H* SLL L* SLL (HL)* SLL A* SRL B SRL C SRL D SRL E SRL E SRL H SRL L SRL (HL)	CB86 CB87 CB88 CB89 CB8A CB8B CB8C CB8D CB8E CB8F CB90 CB91	RES 0, (HL) RES 0, A RES 1, B RES 1, C RES 1, D RES 1, E RES 1, H RES 1, L RES 1, (HL) RES 1, A RES 2, B RES 2, C	CBD9 CBDA CBDB CBDC CBDD CBDE CBDF CBE0 CBE1 CBE2 CBE3 CBE4	SET 3, B SET 3, C SET 3, D SET 3, H SET 3, (HL) SET 3, (A SET 4, B SET 4, C SET 4, D SET 4, E SET 4, H
BIT 0, B BIT 0, C BIT 0, D BIT 0, E BIT 0, H BIT 0, L BIT 0, (HL) BIT 0, A BIT 1, B BIT 1, C BIT 1, D BIT 1, E	CB93 CB94 CB95 CB96 CB97 CB98 CB99 CB99 CB9A CB9B CB9C CB9D CB9E	RES 2, E RES 2, H RES 2, L RES 2, (HL) RES 2, A RES 3, B RES 3, C RES 3, D RES 3, E RES 3, H RES 3, L RES 3, L	CBE6 CBE7 CBE8 CBE9 CBEA CBEB CBEC CBEC CBED CBEE CBEF CBF0 CBF1	SET 4, L SET 4, (HL) SET 4, A SET 5, B SET 5, C SET 5, E SET 5, H SET 5, L SET 5, (HL) SET 5, A SET 6, B SET 6, C SET 6, D
BIT 1, L BIT 1, (HL) BIT 1, A BIT 2, B BIT 2, C BIT 2, D BIT 2, E BIT 2, H BIT 2, L BIT 2, (HL) BIT 2, A BIT 3, B BIT 3, C BIT 3, D BIT 3, E	CBA0 CBA1 CBA2 CBA3 CBA4 CBA5 CBA6 CBA7 CBA8 CBA9 CBAA CBAB CBAB CBAA	RES 4, B RES 4, C RES 4, D RES 4, E RES 4, H RES 4, (HL) RES 4, A RES 5, B RES 5, C RES 5, D RES 5, E RES 5, H RES 5, L RES 5, L RES 5, (HL)	CBF3 CBF4 CBF5 CBF6 CBF7 CBF8 CBF9 CBFA CBFB CBFC CBFC CBFD CBFE CBFF	SET 6, E SET 6, H SET 6, L SET 6, (HL) SET 6, A SET 7, B SET 7, C SET 7, D SET 7, E SET 7, L SET 7, L SET 7, (HL) SET 7, A CALL Z, nn CALL nn ADC A, n
	RRC E RRC H RRC L RRC (HL) RRC A RL B RL C RL D RL E RL H RL L RL (HL) RL A RR B RR C RR D RR E RR H RR L RR (HL) RR A SLA B SLA C SLA A SLA B SLA C SLA B SLA C SLA B SLA C SLA B SLA C SLA B SRA C SRA D SRA E SRA L SRA (HL) SLA B SRA C SRA D SRA SRA C S SRA D S SRA C S SRA D S SRA C S SRA D S SRA C S S S S S S S S S S S S S S S S S	RRC E RRC H CB5E RRC L CB60 RRC (HL) CB61 RRC A CB62 RR C RR C RR C RR C CB63 RL C CB64 RL D CB65 RL E CB66 RL H CB67 RL L CB68 RL (HL) CB69 RL A CB68 RL (HL) CB69 RL A CB68 RR C CB68 RR C CB66 RR D CB65 RR E CB66 RR H CB67 RR L CB70 RR (HL) CB71 RR A CB72 SLA B CB73 SLA C CB74 SLA C CB75 SLA L CB75 SLA L CB75 SLA C CB76 SLA H CB77 SLA L CB78 SLA C CB78 SRA C CB79 SRA C CB70 SRA C C	RRC E	RRC E C85E BIT 3, (HL) C8B1 RRC L C860 BIT 4, B C8B2 RRC L C860 BIT 4, B C8B3 RRC (HL) CB61 BIT 4, C C863 RRC (HL) CB61 BIT 4, C C864 RRC A C862 BIT 4, D C865 RRC A C862 BIT 4, D C865 RR C C C864 BIT 4, D C866 RL C C865 BIT 4, H C867 RL C C866 BIT 4, H C867 RL C C866 BIT 4, H C867 RL C C867 BIT 4, C C868 RL L C868 BIT 4, H C867 RL L C868 BIT 5, C C868 RL H C868 BIT 5, C C868 RR B C868 BIT 5, E C868 RR B C868 BIT 5, C C860 RR B C868 BIT 5, C C860 RR C C860 BIT 5, L C860 RR C C860 BIT 5, L C860 RR B B C860 BIT 5, L C860 RR B B B C860 BIT 5, L C860 RR B B B C860 BIT 5, L C860 RR B B B C860 BIT 5, L C860 RR B B B C860 BIT 5, L C860 RR B B C860 BIT 5, L C860 RR B B B C860 BIT 5, L C860 RR B B C860 BIT 5, L C860 RR B B B B B B B B B B B B B B B B B B

CF D0 D1 D2 n n D3 n D4 n n D5 D6 n D7 D8 D9 DA n n DB n DC n n DD09 DD19 DD21 n n DD22 n n DD23 DD24 DD25 DD26 n DD29 DD2A n n DD28 DD2C DD2B n DD35 d DD35 d DD36 d n DD39 DD44 DD35 d DD36 d n DD39 DD44 DD45 DD46 d DD35 d DD36 d DD36 d DD36 d DD37 d DD55 DD66 d DD67 DD68 DD60 DD61 DD62 DD62 DD63 DD64 DD65 DD66 DD67 DD68 DD67 DD70 d DD71 d DD72 d DD73 d DD71 d DD72 d DD73 d DD77 d DD78 d DD78 d DD88 D D88 D	RST 8h RET NC POP DE JP NC, nn OUT (n), A CALL NC, nn PUSH DE SUB n RST 10h RETC EXX JP C, nn IN A, (n) CALL C, nn ADD IX, BC ADD IX, DE LD IX, nn LD (nn), IX INC IX INC IX INC IX INC IX INC IX INC IX DEC IX DEC IX DEC IX DEC IX LD IX, (nn) DEC IX LD IX, (nn) DEC IX LD IX, sP LD B, IX LD C, IX LD C, IX LD D, IX LD C, IX LD D, IX LD E, IX LD H, (IX + d) LD IX LD E, IX LD H, (IX + d) LD IX LD IX LD E, IX LD IX LD E, IX LD E, IX LD IX	DDA5 DDA6 d DDAC DDAD DDAE d DDAB4 DDB5 DDB6 d DDB6 d DDBC DDBB d DDCB d 00 DDCB d 02 DDCB d 03 DDCB d 05 DDCB d 06 DDCB d 07 DDCB d 06 DDCB d 07 DDCB d 08 DDCB d 00 DDCB d 00 DDCB d 00 DDCB d 00 DDCB d 10 DDCB d 00 DDCB d 10 DDCB d 11 DDCB d 11 DDCB d 12 DDCB d 15 DDCB d 15 DDCB d 15 DDCB d 16 DDCB d 17 DDCB d 18 DDCB d 11 DDCB d 11 DDCB d 15 DDCB d 16 DDCB d 17 DDCB d 18 DDCB d 16 DDCB d 17 DDCB d 18 DDCB d 11 DDCB d 11 DDCB d 11 DDCB d 11 DDCB d 12 DDCB d 16 DDCB d 17 DDCB d 16 DDCB d 17 DDCB d 16 DDCB d 17 DDCB d 17 DDCB d 18 DDCB d 19 DDCB d 11 DDCB d 11 DDCB d 12 DDCB d 22 DDCB d 22 DDCB d 23 DDCB d 24 DDCB d 25 DDCB d 26 DDCB d 27 DDCB d 27 DDCB d 28 DDCB d 27 DDCB d 28 DDCB d 27 DDCB d 28 DDCB d 27 DDCB d 30 DDCB d 31 DDCB d 31 DDCB d 31 DDCB d 32 DDCB d 33	AND IX _L * AND (IX + d) XOR IX _L * XOR (IX + d) OR IX _L * OR (IX + d) OR IX _L * OR (IX + d) CP IX _L * CP IX _L * CP IX _L * CP (IX + d) LD B, RLC (IX + d)* LD D, RLC (IX + d)* LD L, RLC (IX + d)* LD L, RRC (IX + d)* LD D, RRC (IX + d)* LD L, RRC (IX + d)* LD B, RR (IX + d)* LD L, RR (IX + d)* LD E, RR (IX + d)* LD D, RL (IX + d)* LD D, RL (IX + d)* LD D, RL (IX + d)* LD D, RR (IX + d)* LD D, SRA (IX + d)* LD D, SRA (IX + d)* LD D, SLA (IX + d)* LD L, SLA (IX + d)* LD L, SLA (IX + d)* LD D, SRA (IX + d)* LD D,	DDCB d 48 DDCB d 49 DDCB d 4A DDCB d 4B DDCB d 4B DDCB d 4C DDCB d 4C DDCB d 4C DDCB d 4F DDCB d 50 DDCB d 51 DDCB d 52 DDCB d 55 DDCB d 56 DDCB d 57 DDCB d 58 DDCB d 56 DDCB d 65 DDCB d 65 DDCB d 66 DDCB d 67 DDCB d 66 DDCB d 67 DDCB d 66 DDCB d 66 DDCB d 67 DDCB d 70 DDCB d 70 DDCB d 77 DDCB d 78 DDCB d 81 DDCB d 82 DDCB d 83 DDCB d 84 DDCB d 88 DDCB d 89 DDCB d 91 DDCB d 91	BIT 1, (IX + d)* BIT 2, (IX + d)* BIT 3, (IX + d)* BIT 4, (IX + d)* BIT 5, (IX + d)* BIT 6, (IX + d)* BIT 5, (IX + d)* BIT 6, (IX + d)* BIT 7,
DD7C DD7D DD7E d DD84 DD85 DD86 d	LD \dot{A} , IX_H^* LD A, IX_L^* LD A, $(IX + d)$ ADD A, IX_H^* ADD A, IX_L^* ADD A, $(IX + d)$	DDCB d 38 DDCB d 39 DDCB d 3A DDCB d 3B DDCB d 3C DDCB d 3D	LD B, SRL (IX + d)* LD C, SRL (IX + d)* LD D, SRL (IX + d)* LD E, SRL (IX + d)* LD H, SRL (IX + d)* LD L, SRL (IX + d)*	DDCB d 8B DDCB d 8C DDCB d 8D DDCB d 8E DDCB d 8F DDCB d 90	LD E, RES 1, (IX + d)* LD H, RES 1, (IX + d)* LD L, RES 1, (IX + d)* RES 1, (IX + d) LD A, RES 1, (IX + d)* LD B, RES 2, (IX + d)*
		•	,		/(/

	ID E DEC 3 /IV + d)*		CETE (IV + d)	EDED	RETN*
DDCB d 9B DDCB d 9C	LD E, RES 3, (IX + d)* LD H, RES 3, (IX + d)*	DDCB d EE DDCB d EF	SET 5, (IX + d) LD A, SET 5, (IX + d)*	ED6D ED6E	IM 0/1*
DDCB d 9D	LD L, RES 3, (IX + d)*	DDCB d F0	LD B, SET 6, (IX + d)*	ED6F	RLD
DDCB d 9E DDCB d 9F	RES 3, (IX + d) LD A, RES 3, (IX + d)*	DDCB d F1 DDCB d F2	LD C, SET 6, (IX + d)* LD D, SET 6, (IX + d)*	ED70 ED71	IN (C)* / IN F, (C)* OUT (C), 0*
DDCB d A0	LD B, RES 4, (IX + d)*	DDCB d F3	LD E, SET 6, (IX + d)*	ED72	SBC HL, SP
DDCB d A1 DDCB d A2	LD C, RES 4, (IX + d)* LD D, RES 4, (IX + d)*	DDCB d F4 DDCB d F5	LD H, SET 6, (IX + d)* LD L, SET 6, (IX + d)*	ED73 n n ED74	LD (nn), SP NEG*
DDCB d A3	LD E, RES 4, (IX + d)*	DDCB d F6	SET 6, (IX + d)	ED75	RETN*
DDCB d A4 DDCB d A5	LD H, RES 4, (IX + d)* LD L, RES 4, (IX + d)*	DDCB d F7 DDCB d F8	LD A, SET 6, (IX + d)* LD B, SET 7, (IX + d)*	ED76 ED78	IM 1* IN A, (C)
DDCB d A6	RES 4, (IX + d)	DDCB d F9	LD C, SET 7, (IX + d)*	ED79	OUT (C), A
DDCB d A7 DDCB d A8	LD A, RES 4, (IX + d)* LD B, RES 5, (IX + d)*	DDCB d FA DDCB d FB	LD D, SET 7, (IX + d)* LD E, SET 7, (IX + d)*	ED7A ED7B n n	ADC HL, SP LD SP, (nn)
DDCB d A6	LD C, RES 5, (IX + d)*	DDCB d FC	LD H, SET 7, (IX + d)*	ED7C	NEG*
DDCB d AA	LD D, RES 5, (IX + d)*	DDCB d FD	LD L, SET 7, (IX + d)*	ED7D	RETN*
DDCB d AB DDCB d AC	LD E, RES 5, (IX + d)* LD H, RES 5, (IX + d)*	DDCB d FE DDCB d FF	SET 7, (IX + d) LD A, SET 7, (IX + d)*	ED7E EDA0	IM 2* LDI
DDCB d AD	LD L, RES 5, (IX + d)*	DDE1	POP IX	EDA1	CPI
DDCB d AE DDCB d AF	RES 5, (IX + d) LD A, RES 5, (IX + d)*	DDE3 DDE5	EX (SP), IX PUSH IX	EDA2 EDA3	INI OUTI
DDCB d B0	LD B, RES 6, (IX + d)*	DDE9	JP (IX)	EDA8	LDD
DDCB d B1 DDCB d B2	LD C, RES 6, (IX + d)* LD D, RES 6, (IX + d)*	DDF9 DE n	LD SP, IX SBC A, n	EDA9 EDAA	CPD IND
DDCB d B3	LD E, RES 6, (IX + d)*	DF	RST 18h	EDAB	OUTD
DDCB d B4 DDCB d B5	LD H, RES 6, (IX + d)* LD L, RES 6, (IX + d)*	E0 E1	RET PO POP HL	EDB0 EDB1	LDIR CPIR
DDCB d B6	RES 6, (IX + d)	E2 n n	JP PO, nn	EDB2	INIR
DDCB d B7 DDCB d B8	LD A, RES 6, (IX + d)* LD B, RES 7, (IX + d)*	E3 E4 n n	EX (SP), HL CALL PO, nn	EDB3 EDB8	OTIR LDDR
DDCB d B9	LD C, RES 7, (IX + d)*	E5	PUSH HL	EDB9	CPDR
DDCB d BA DDCB d BB	LD D, RES 7, (IX + d)* LD E, RES 7, (IX + d)*	E6 n E7	AND n RST 20h	EDBA EDBB	INDR OTDR
DDCB d BC	LD H, RES 7, (IX + d)*	E8	RET PE	EE n	XOR n
DDCB d BD DDCB d BE	LD L, RES 7, (IX + d)* RES 7, (IX + d)	E9 EAnn	JP (HL) JP PE, (nn)	EF F0	RST 28h RET P
DDCB d BF	LD A, RÈS 7, (IX + d)*	EB	EX DE, HL	F1	POP AF
DDCB d C0 DDCB d C1	LD B, SET 0, (IX + d)* LD C, SET 0, (IX + d)*	EC n n ED40	CALL PE, nn IN B, (C)	F2 n n F3	JP P, nn DI
DDCB d C1	LD D, SET 0, (IX + d)*	ED40	OUT (C), B	F4 n n	CALL P, nn
DDCB d C3 DDCB d C4	LD E, SET 0, (IX + d)* LD H, SET 0, (IX + d)*	ED42 ED43 n n	SBC HL, BC LD (nn), BC	F5 F6 n	PUSH AF OR n
DDCB d C4	LD L, SET 0, (IX + d)*	ED43 II II	NEG	F7	RST 30h
DDCB d C6	SET 0, (IX + d)	ED45	RETN	F8	RET M
DDCB d C7 DDCB d C8	LD A, SET 0, (IX + d)* LD B, SET 1, (IX + d)*	ED46 ED47	IM 0 LD I, A	F9 FAnn	LD SP, HL JP M, nn
DDCB d C9 DDCB d CA	LD C, SET 1, (IX + d)* LD D, SET 1, (IX + d)*	ED48	IN C, (C)	FB	EI CALL M. pp
DDCB d CA	LD D, SET 1, (IX + d)* LD E, SET 1, (IX + d)*	ED49 ED4A	OUT (C), C ADC HL, BC	FC n n FD09	CALL M, nn ADD IY, BC
DDCB d CC	LD H, SET 1, (IX + d)*	ED4B n n	LD BC, (nn)	FD19	ADD IY, DE
DDCB d CD DDCB d CE	LD L, SET 1, (IX + d)* SET 1, (IX + d)	ED4C ED4D	NEG* RETI	FD21 n n FD22 n n	LD IY, nn LD (nn), IY
DDCB d CF	LD A, SET 1, (IX + d)*	ED4E	IM 0/1*	FD23	INC IY
DDCB d D0 DDCB d D1	LD B, SET 2, (IX + d)* LD C, SET 2, (IX + d)*	ED4F ED50	LD R, A IN D, (C)	FD24 FD25	INC IY _H * DEC IY _H *
DDCB d D2	LD D, SET 2, (IX + d)*	ED51	OUT (C), D	FD26 n	LD IY _H , n*
DDCB d D3 DDCB d D4	LD E, SET 2, (IX + d)* LD H, SET 2, (IX + d)*	ED52 ED53 n n	SBC HL, DE LD (nn), DE	FD29 FD2A n n	ADD IY, IY LD IY, (nn)
DDCB d D5	LD L, SET 2, (IX + d)*	ED54	NEĠ* ´	FD2B	DEC IY
DDCB d D6 DDCB d D7	SET 2, (IX + d) LD A, SET 2, (IX + d)*	ED55 ED56	RETN* IM 1	FD2C FD2D	INC IY _L * DEC IY _L *
DDCB d D8	LD B, SET 3, (IX + d)*	ED57	LD A, I	FD2E n	LD IY _L , n*
DDCB d D9 DDCB d DA	LD C, SET 3, (IX + d)* LD D, SET 3, (IX + d)*	ED58 ED59	IN E, (C) OUT (C), E	FD34 d FD35 d	INC (IY + d) DEC (IY + d)
DDCB d DB	LD E, SET 3, (IX + d)*	ED5A	ADC HL, DE	FD36 d n	LD (IÝ + d), n
DDCB d DC DDCB d DD	LD H, SET 3, (IX + d)* LD L, SET 3, (IX + d)*	ED5B n n ED5C	LD DE, (nn) NEG*	FD39 FD44	ADD IY, SP LD B, IY _H *
DDCB d DE	SET 3, (IX + d)	ED5D	RETN*	FD45	LD B, IY _L *
DDCB d DF DDCB d E0	LD A, SET 3, (IX + d)* LD B, SET 4, (IX + d)*	ED5E ED5F	IM 2 LD A, R	FD46 d FD4C	LD B, (IY + d) LD C, IY _H *
DDCB d E1	LD C, SET 4, (IX + d)*	ED60	IN H, (C)	FD4D	LD C, IY _L *
DDCB d E2 DDCB d E3	LD D, SET 4, (IX + d)* LD E, SET 4, (IX + d)*	ED61 ED62	OUT (C), H SBC HL, HL	FD4E d FD54	LD C, (IY + d) LD D, IY _H *
DDCB d E4	LD H, SET 4, (IX + d)*	ED63 n n	LD (nn), HL	FD55	LD D, IY _L *
DDCB d E5 DDCB d E6	LD L, SET 4, (IX + d)* SET 4, (IX + d)	ED64 ED65	NEG* RETN*	FD56 d FD5C	LD D, (IY + d) LD E, IY _H *
DDCB d E7	LD A, SET 4, (IX + d)*	ED66	IM 0*	FD5D	LD E, IY _L *
DDCB d E8 DDCB d E9	LD B, SET 5, (IX + d)* LD C, SET 5, (IX + d)*	ED67 ED68	RRD IN L, (C)	FD5E d FD60	LD E, (IY + d) LD IY _H , B*
DDCB d EA	LD D, SET 5, (IX + d)*	ED69	OUT (C), L	FD61	LD IY _H , C*
DDCB d EB DDCB d EC	LD E, SET 5, (IX + d)* LD H, SET 5, (IX + d)*	ED6A ED6B n n	ADC HL, HL LD HL, (nn)	FD62 FD63	LD IY _H , D* LD IY _H , E*
DDCB d ED	LD L, SET 5, (IX + d)*	ED6C	NEG*	FD64	LD IY _H , IY _H *

FD65 FD66 d FD67 FD68 FD69 FD68 FD60 FD6B FD6C FD6D d FD71 d FD72 d FD73 d FD75 d FD77 d FD77 d FD77 d FD76 FD78 FD86 d FD85 FD86 d FD87 FD86 d FD86 d FD86 d FD87 FD88 d FD86 d	LD IY _H , IY _L * LD H, (IY + d) LD IY _H , A* LD IY _L , B* LD IY _L , B* LD IY _L , E* LD IY _L , IY _L * LD IY _L , A, B LD (IY + d), C LD (IY + d), B LD (IY + d), E LD (IY + d), E LD (IY + d), A LD A, IY _H * LD A, IY _H * ADD IY _H * ADD A, IY _H * ADD	FDCB d 26 FDCB d 27 FDCB d 28 FDCB d 29 FDCB d 29 FDCB d 20 FDCB d 20 FDCB d 20 FDCB d 20 FDCB d 31 FDCB d 31 FDCB d 33 FDCB d 33 FDCB d 33 FDCB d 35 FDCB d 35 FDCB d 36 FDCB d 37 FDCB d 37 FDCB d 38 FDCB d 37 FDCB d 38 FDCB d 37 FDCB d 38 FDCB d 37 FDCB d 47 FDCB d 48 FDCB d 49 FDCB d 40 FDCB d 55 FDCB d 55 FDCB d 55 FDCB d 56 FDCB d 57 FDCB d 56 FDCB d 57 FDCB d 56 FDCB d 57 FDCB d 66 FDCB d 67 FDCB d 67 FDCB d 67 FDCB d 67 FDCB d 77	SLA (IY + d) LD A, SLA (IY + d)* LD B, SRA (IY + d)* LD C, SRA (IY + d)* LD D, SRA (IY + d)* LD H, SRA (IY + d)* LD L, SRA (IY + d)* SRA (IY + d) LD A, SRA (IY + d)* LD D, SLL (IY + d)* LD L, SLL (IY + d)* LD L, SLL (IY + d)* LD L, SLL (IY + d)* LD D, SRL (IY + d)* SRA (IY + d) SR	FDCB d 79 FDCB d 7A FDCB d 7A FDCB d 7C FDCB d 7D FDCB d 7D FDCB d 7D FDCB d 80 FDCB d 81 FDCB d 82 FDCB d 83 FDCB d 85 FDCB d 85 FDCB d 85 FDCB d 86 FDCB d 87 FDCB d 88 FDCB d 89 FDCB d 80 FDCB d 80 FDCB d 90 FDCB d 91 FDCB d 92 FDCB d 93 FDCB d 94 FDCB d 95 FDCB d 96 FDCB d 97 FDCB d 97 FDCB d 98 FDCB d 99 FDCB d 99 FDCB d 99 FDCB d 99 FDCB d 90 FDCB d 80 FDCB d 80 FDCB d A0 FDCB d A1 FDCB d A2 FDCB d A3 FDCB d A4 FDCB d A5 FDCB d A6 FDCB d A6 FDCB d A7 FDCB d AA FDCB d BB FDCB d C2 FDCB d C3 FDCB d C4 FDCB d C5 FDCB d C5 FDCB d C5 FDCB d C5 FDCB d C6 FDCB d C6	BIT 7, (IY + d)* LD B, RES 0, (IY + d)* LD D, RES 0, (IY + d)* LD D, RES 0, (IY + d)* LD E, RES 0, (IY + d)* LD L, RES 0, (IY + d)* LD D, RES 1, (IY + d)* LD D, RES 1, (IY + d)* LD D, RES 1, (IY + d)* LD L, RES 2, (IY + d)* LD L, RES 3, (IY + d)* LD L, RES 4, (IY + d)* LD L, RES 4, (IY + d)* LD L, RES 5, (IY + d)* LD L, RES 4, (IY + d)* LD L, RES 5, (IY + d)* LD L, RES 6, (IY + d)* LD L, RES 7, (IY + d)* LD L, RES 6, (IY + d)* LD L, RES 6, (IY + d)* LD L, RES 7, (IY + d)* L
FDCB d 1B	LD E, RR (IY + d)*	FDCB d 6E	BIT 5, (IY + d)	FDCB d C1	LD C, SET 0, (IY + d)*
FDCB d 1C	LD H, RR (IY + d)*	FDCB d 6F	BIT 5, (IY + d)*	FDCB d C2	LD D, SET 0, (IY + d)*
FDCB d 1D	LD L, RR (IY + d)*	FDCB d 70	BIT 6, (IY + d)*	FDCB d C3	LD E, SET 0, (IY + d)*
FDCB d 1E	RR (IY + d)	FDCB d 71	BIT 6, (IY + d)*	FDCB d C4	LD H, SET 0, (IY + d)*

```
FDCB d CC
                 LD H, SET 1, (IY + d)*
FDCB d CD
                 LD L, SET 1, (IY + d)*
FDCB d CE
                 SET 1, (IY + d)
                 LD A, SET 1, (IY + d)*
FDCB d CF
                 LD B, SET 2, (IY + d)*
FDCB d D0
                 LD C, SET 2, (IY + d)*
LD D, SET 2, (IY + d)*
FDCB d D1
FDCB d D2
                 LD E, SET 2, (IY + d)*
FDCB d D3
FDCB d D4
                 LD H, SET 2, (IY + d)*
FDCB d D5
                 LD L, SET 2, (IY + d)*
                 SET 2, (IY + d)
FDCB d D6
                 LD A, SET 2, (IY + d)*
FDCB d D7
FDCB d D8
                 LD B, SET 3, (IY + d)*
FDCB d D9
                 LD C, SET 3, (IY + d)*
FDCB d DA
                 LD D, SET 3, (IY + d)*
FDCB d DB
                 LD E, SET 3, (IY + d)*
                 LD H, SET 3, (IY + d)*
LD L, SET 3, (IY + d)*
FDCB d DC
FDCB d DD
FDCB d DF
                 SET 3, (IY + d)
FDCB d DF
                 LD A, SET 3, (IY + d)*
FDCB d E0
                 LD B, SET 4, (IY + d)*
                 LD C, SET 4, (IY + d)*
FDCB d E1
                 LD D, SET 4, (IY + d)*
FDCB d E2
FDCB d E3
                 LD E, SET 4, (IY + d)*
                 LD H, SET 4, (IY + d)*
FDCB d E4
                 LD L, SET 4, (IY + d)*
FDCB d F5
FDCB d E6
                 SET 4, (IY + d)
FDCB d E7
                 LD A, SET 4, (IY + d)*
                 LD B, SET 5, (IY + d)*
FDCB d E8
                 LD C, SET 5, (IY + d)*
FDCB d E9
FDCB d EA
                 LD D, SET 5, (IY + d)*
FDCB d EB
                 LD E, SET 5, (IY + d)*
                 LD H, SET 5, (IY + d)*
FDCB d EC
FDCB d ED
                 LD L, SET 5, (IY + d)*
FDCB d EE
                 SET 5, (IY + d)
                 LD A, SET 5, (IY + d)*
FDCB d EF
                 LD B, SET 6, (IY + d)*
FDCB d F0
FDCB dF1
                 LD C, SET 6, (IY + d)*
FDCB dF2
                 LD D, SET 6, (IY + d)*
                 LD E, SET 6, (IY + d)*
FDCB dF3
FDCB dF4
                 LD H, SET 6, (IY + d)*
FDCB d F5
                 LD L, SET 6, (IY + d)*
                 SET 6, (IY + d)
LD A, SET 6, (IY + d)*
FDCB dF6
FDCB dF7
                 LD B, SET 7, (IY + d)*
LD C, SET 7, (IY + d)*
FDCB dF8
FDCB d F9
                 LD D, SET 7, (IY + d)*
FDCB d FA
FDCB d FB
                 LD E, SET 7, (IY + d)^*
FDCB d FC
                 LD H, SET 7, (IY + d)*
                 LD L, SET 7, (IY + d)*
FDCB d FD
                 SET 7, (IY + \dot{d})
FDCB d FE
FDCB d FF
                 LD A, SET 7, (IY + d)*
FDE1
                 POP IY
FDE3
                 EX (SP), IY
                 PUSHIY
FDE5
FDE9
                 JP (IY)
                 LD SP, IY
FDF9
                 CP n
FE n
                 RST 38h
```

FF