

# **Circuit Theory and Electronics Fundamentals**

Department of Electrical and Computer Engineering, Técnico, University of Lisbon

May 23, 2021

# **Laboratory Assignment - T5**

## Group nº59

José Miguel Goulão - 95814 Lourenço Pacheco - 95817 André Gomes - 96352

#### Contents

1	Introduction	2
2	Theoretical Analysis 2.1 Gain stage - Degenerated Common Emitter Amplifier	<b>3</b>
	2.2 Output stage - Common Collector Amplifier	3 4
3	Simulation Analysis 3.1 Simulated results	4
4	Conclusion	6

### 1 Introduction

The objective of this laboratory assignment is to create an audio amplifier circuit by choosing the architecture of the Gain and Output amplifier stages whilst optimizing the circuit on its Merit (M), that is given by the equation:

$$M = \frac{voltageGain \times bandwidth}{cost \times lowerCutoffFreq}$$

 $cost = cost_{resistors} + cost_{capacitors} + cost_{transistors}$ 

 $cost_{resistors} = 1MU/kOhm; cost_{capacitors} = 1MU/\mu F; cost_{diodes} = 0.1MU/transistor$ 

The circuit studied, displayed in figure 1 utilizes the following components:

- two voltage sources ( $V_1$  and  $V_{cc}$ )
- two transistors  $(Q_1,Q_2)$
- six resistors  $(R_1, R_2, R_e, R_c, R_{in}, R_{out})$
- three capacitors  $(C_i, C_b, C_o)$

Theoretical and simulation analysis are presented in Section 2 and Section 3, respectively, and the results of each are then compared. Finally, in Section 4 the conclusions of the laboratory assignment are outlined.




Figure 1: Circuit T4

## 2 Theoretical Analysis

In this section we will explain the inner workings of the class A audio amplifier created and perform a theoretical analysis of each component. The common Kirchoff laws and the simplified BJT equation were used to perform the analysis.

### 2.1 Gain stage - Degenerated Common Emitter Amplifier

It is in this stage of the amplifier that most of the signal amplification takes place. This stage is comprised of a NPN tansistor, two capacitors (coupling and bypass) and four resistors (two for the voltage divider,  $R_1$  and  $R_2$ , one for the temperature stabilization  $R_E$  and another to set the no signal current,  $R_C$ ).

The base voltage of the transistor needs to be forward biased in order for the NPN transistor to work in the forward-active region. For that reason, a voltage divider is added to make sure that the base voltage is always larger than 0.7V. A coupling capacitor is added between the voltage divider and the signal source in order to add the input AC signal to the voltage divider DC signal (this will be explained in more detail in the simulation section).

The resistor  $R_C$  is used to set the zero signal current that passes trough the BJT.

The resistance  $R_E$  adds temperature stabilization and removes the temperature dependency of the gain in the circuit but has the drawback of decreasing the AC gain of the amplifier. A bypass capacitor is used to decrease the gain degenerating effects of  $R_E$  on higher frequencies (this will be explained in more detail in the simulation section).

By analysis of the circuit using the mesh method, it is possible to find expressions for the input and output impedances of this stage. The derivation of these equations was performed in lecture 16.

Input impedance:

$$Z_{i} = \frac{(r_{0} + R_{c} + R_{E})(R_{B} + r_{\pi} + R_{E}) + g_{m}R_{E}r_{0}r_{\pi} - R_{E}^{2}}{r_{o} + R - R_{E}}$$

Output impedance:

$$Z_o = Z_x || R$$

$$Z_x = r_0 \frac{\frac{1}{R_E} + \frac{1}{r_{pi} + R_B} + \frac{1}{r_o} + \frac{g_m r_\pi}{r_{pi} + R_B}}{\frac{1}{R_E} + \frac{1}{r_{pi} + R_B}}$$

The Common Emitter has the drawback of having high output impedance. For that reason the Output stage is added as way of reducing the output impedance and to suplly more current to the load.

#### 2.2 Output stage - Common Collector Amplifier

The output stage is comprised of a PNP transistor, a resistor and a capacitor.

This stage has a gain level of almost unity so it is not responsible for the amplification. The main purpose is to decrease the output impedance to work better with the 8*Ohm* load and allow larger currents to flow.

The capacitor is used to remove the DC component of the signal and only allow for the AC signal to reach the output terminals.

By analysis of the circuit using the node methos, it is possible to find expressions for the input and output impedances of this stage. The derivation of these equations was performed in lecture 17.

Input impedance:

$$Z_{i} = \frac{g_{\pi} + g_{E} + g_{o} + g_{m}}{g_{\pi}(g_{\pi} + g_{E} + g_{o})}$$

This value is higher than the output impedance of the gain stage. Since both the stages are connected in series, they follow the voltage divider law. For that reason, to achive as large as possible gain, it is important that the output impedance of the gain stage is smaller than the input impedance of the output stage.

Output impedance:

$$Z_o = \frac{1}{g_{pi} + g_E + g_o + g_m}$$

This value is low so it can be connected to the load efficiently.

### 2.3 Circuit frequency response

Due to the use of capacitors in the circuit, the gain is dependent on the frenquecy of the imput. This response was achieved by calculating the equivelent impedance of the braches with capacitors for a set of frequencies.

#### 2.4 Theoretical Results

The obtained results were as follows:

## 3 Simulation Analysis

In this section, Circuit T4 is reproduced with the help of Ngspice.

Ngspice is a simulator for eletronic circuits that can output a variety of results. This emulator computes the voltages in every node, as well as the potential difference between two given nodes. Apart from that, the group made use of the command *.options savecurrents* which also enables the use of the currents that pass through all branches. Moreover, function to help determine the maximum and interception of the plots were also used.

Firstly, the outcome of the simulation is shown, as well as a brief explanation on how it was achived. Afterwards, a comparison is done between those values and the ones attained in Section 2.

#### 3.1 Simulated results

In this laboratory assignament, the Ngspice script made use of the sames values considered for the Octave script.

Figure 2 displays  $vdb_{out}$  (in decibels) from 10Hz to 100MHz, as well as a constant (max-3) - this helps to better visualize the passband.

This graph is of particular importance because it allows us to obtain the Gain, wich is the maximum of said graph. Its deviation is simply given by the absolute value of (Gain-40), 40db being the Gain at central frequency. Therefore, the closest the Gain is to 40db, the lower its deviation is and the higher the Merit will be.

Moreover, with the plot in Figure 2, we were able to measure the Central frequency. This variable is given by:

$$CentralFreq = \sqrt{(LowerFreq \times UpperFreq)}$$




Figure 2:  $vdb_{out}$ 

The LowerFreq and UpperFreq are the frequencies of the intersection points of the  $vdb_{out}$  curve and its max minus 3. Its deviation is CentralFreq-1000.

Table 1 dislpays the total impedances of the circuit (Input and Output). These are attained by dividing the potencial difference of the sinusoidal voltage source by the current that passes through it at a reasonble instant. For the Outup impedance a small change in the circuit was done. The load (equal to a 80hm resistance) was replaced by the sinusoidal voltage source, and in its inicial position is now a short-circuit.

Name	Value[Ohm]
Zin	0.998999
Zout	64.2612

Table 1: Total impedance values from Ngspice.

Lastly, the group also used Ngspice to compute the Merit. Table 2 shows all the values necessary to compute the Merit, as well as the Merit itself.

Name	Value
cost	1.343502e+04
gaindev	3.559552e+00
centralfreqdev	1.238622e+01
Merit	1.68821E-06

Table 2: Merit and other variables.

#### 4 Conclusion

In order to perform theoretical and simulational analysis of the circuit Octave and Ngspice were used, respectively.

Theoretical methods were used to compute the gain, impedances and frequency responde of both of the stages. Contrary to past lab assignments the theoretical results differ a lot from the simulated results.

Comparing the frequency response graphs we can see that they are quite different. The most noticeable difference is that the theoretical method does not predict the higher cutoff frequency. This is explained by the fact that the theoretical method considers all the components to be ideal when in reality all of the components have some residual capacitive characteristics which can become noticeable at really high frequencies. In adition it is possible that the BJT model simulates the speed at which a transistor can be responsive.

The impedance and gain also differ differ significantly.

In conclusion, our simulated circuit was able to acheive a decent gain and Merit value and so we considered it a sucess. In addition we were able to understand the functioning principles of a class A amplifier but also were exposed to the difficulty of choosing parameters that optimize the results of complex circuits.