



Master Informatics Eng.

2020/21

A.J.Proen  a

Algorithm & Data Parallelism: the Intel Manycore Xeon Phi


(most slides are borrowed)

Intel MIC: Many Integrated Core




Intel evolution, from:

- Larrabee (80-core GPU)




& SCC

Single-chip
Cloud
Computer,
24x
dual-core tiles




to MIC:

- Knights Ferry (pre-production, Stampede)
- Knights Corner →
Xeon Phi co-processor up to 61 Pentium cores
- Knights Landing (& Knights Mill...)
Xeon Phi full processor up to 36x dual-core Atom tiles



Next: the Knights Landing architecture





Launched in June 2016
Discontinued in July 2018

INTRODUCTION TO THE INTEL® XEON PHI™ PROCESSOR (CODENAME “KNIGHTS LANDING”)

Dr. Harald Servat - HPC Software Engineer
Data Center Group – Innovation Performing and Architecture Group

Summer School in Advanced Scientific Computing 2016
~~February~~ 21st, 2016 – Braga, Portugal
June

INTEL® XEON PHI™ PROCESSOR FAMILY ARCHITECTURE OVERVIEW


Codenamed “Knights Landing” or KNL

Comprises 38 physical tiles, at which at most 36 active


- Remaining for yield recovery

Introduces new 2D cache-coherent mesh interconnect (Untile)

- Tiles
- Memory controllers
- I/O controllers
- Other agents




Enhanced Intel® Atom™ cores based on Silvermont Microarchitecture



KNL PROCESSOR TILE

Tile

- 2 cores, each with 2 vector processing units (VPU)
- 1 MB L2-cache shared between the cores




Core

- Binary compatible with Xeon
- Enhanced Silvermont (Atom)-based for HPC w/ 4 threads
- Out-of-order core
- 2-wide decode, 6-wide execute (2 int, 2 fp, 2 mem), 2-wide retire

2 VPU

- 512-bit SIMD (AVX512) 32SP/16DP per unit
- Legacy X87, SSE, AVX and AVX2 support

Intel® Knights Landing die



KNIGHTS LANDING VS. KNIGHTS CORNER FEATURE COMPARISON

FEATURE	INTEL® XEON PHI™ COPROCESSOR 7120P	KNIGHTS LANDING PRODUCT FAMILY
Processor Cores	Up to 61 enhanced P54C Cores	Up to 72 enhanced Silvermont cores
Key Core Features	In order 4 threads / core (back-to-back scheduling restriction) 2 wide	Out of order 4 threads / core 2 wide
Peak FLOPS ¹	SP: 2.416 TFLOPs • DP: 1.208 TFLOPs	Up to 3x higher
Scalar Performance ¹	1X	Up to 3x higher
Vector ISA	x87, (no Intel® SSE or MMX™), Intel IMIC	x87, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, Intel® AVX, AVX2, AVX-512 (no Intel® TSX)
Interprocessor Bus	Bidirectional Ring Interconnect	Mesh of Rings Interconnect

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. See benchmark tests and configurations in the speaker notes. For more information go to <http://www.intel.com/performance>

1- Results have been estimated or simulated using internal Intel analysis or architecture simulation or modeling, and provided to you for informational purposes.
Any differences in your system hardware, software or configuration may affect your actual performance.



TAKING BENEFIT OF THE CORE

Threading


- Ensure that thread affinities are set.
- Understand affinity and how it affects your application (i.e. which threads share data?).
- Understand how threads share core resources.
 - An individual thread has the highest performance when running alone in a core.
 - Running 2 or 4 threads in a core may result in higher per core performance but lower per thread performance.
 - Due to resource partitioning, 3 thread configuration will have fewer aggregative resources than 1, 2 or 4 threads per core. 3 threads in a core is unlikely to perform better than 2 or 4 threads.

Vectorization

- Prefer AVX512 instructions and avoid mixing SSE, AVX and AVX512 instructions.
- Avoid cache-line splits; align data structures to 64 bytes.
- Avoid gathers/scatters; replace with shuffles/permutes for known sequences.
- Use hardware transcendentals (fast-math) whenever possible.
- AVX512 achieves best performance when not using masking
- KNC intrinsic code is unlikely to generate optimal KNL code, recompile from HL language.

DATA LOCALITY: NESTED PARALLELISM

- Recall that KNL cores are grouped into tiles, with two cores sharing an L2.
- Effective capacity depends on locality:
 - 2 cores sharing no data => $2 \times 512\text{ KB}$
 - 2 cores sharing all data => $1 \times 1\text{ MB}$
- Ensuring good locality (e.g. through blocking or nested parallelism) is likely to improve performance.



```
#pragma omp parallel for num_threads(ntiles)
for (int i = 0; i < N; ++i)
{
    #pragma omp parallel for num_threads(8)
    for (int j = 0; j < M; ++j)
    {
        ...
    }
}
```

KNL PROCESSOR UNTILE


Comprises a mesh connecting the tiles (in red) with the MCDRAM and DDR memories.

- Also with I/O controllers and other agents

Caching Home Agent (CHA) holds portion of the distributed tag directory and serves as connection point between tile and mesh

- No L3 cache as in Xeon

Cache coherence uses MESIF protocol
(Modified, Exclusive, Shared, Invalid, Forward)



Tile



EDC (embedded DRAM controller)




IMC (integrated memory controller)




IIO (integrated I/O controller)

Evolution of on-chip Intel interconnect




Broadwell

Intel 28-core Skylake (server)
(follows KNL)



<http://www.tomshardware.com/news/intel-mesh-architecture-skylake-x-hedt-34806.html>

KNL MESH INTERCONNECT



Mesh of Rings

- Every row and column is a ring
- YX routing: Go in Y → Turn → Go in X
 - 1 cycle to go in Y, 2 cycles to go in X
- Messages arbitrate at injection and on turn

Mesh at fixed frequency of 1.7 GHz

Distributed Directory Coherence protocol


KNL supports Three Cluster Modes

- 1) All-to-all
- 2) Quadrant
- 3) Sub-NUMA Clustering

Selection done at boot time.



CLUSTER MODE: ALL-TO-ALL



Address uniformly hashed across all distributed directories


No affinity between Tile, Directory and Memory

Lower performance mode, compared to other modes. Mainly for fall-back

Typical Read L2 miss

1. L2 miss encountered
2. Send request to the distributed directory
3. Miss in the directory. Forward to memory
4. Memory sends the data to the requestor

CLUSTER MODE: QUADRANT



Chip divided into four Quadrants

Affinity between the Directory and Memory


Lower latency and higher BW than all-to-all

SW Transparent

Typical Read L2 miss

1. L2 miss encountered
2. Send request to the distributed directory
3. Miss in the directory. Forward to memory
4. Memory sends the data to the requestor

CLUSTER MODE: SUB-NUMA CLUSTERING (SNC4)



Each Quadrant (Cluster) exposed as a separate NUMA domain to OS



Analogous to 4-socket Xeon

SW Visible

Typical Read L2 miss


1. L2 miss encountered
2. Send request to the distributed directory
3. Miss in the directory. Forward to memory
4. Memory sends the data to the requestor

From Broadwell to Skylake (server): the Sub-NUMA Clusters



Skylake

KNL HARDWARE INSTRUCTION SET



KNL implements all legacy instructions

- Legacy binary runs w/o recompilation
- KNC binary requires recompilation

KNL introduces AVX-512 Extensions

- 512-bit FP/Integer Vectors
- 32 registers & 8 mask registers
- Gather/Scatter

Conflict Detection: Improves Vectorization

Prefetch: Gather and Scatter Prefetch

Exponential and Reciprocal Instructions

1. Previous Code name Intel® Xeon® processors

2. Xeon Phi = Intel® Xeon Phi™ processor

GUIDELINES FOR WRITING VECTORIZABLE CODE

Prefer simple “for” or “DO” loops

Write straight line code. Try to avoid:

- function calls (unless inlined or SIMD-enabled functions)
- branches that can't be treated as masked assignments.

Avoid dependencies between loop iterations

- Or at least, avoid read-after-write dependencies

Prefer arrays to the use of pointers

- Without help, the compiler often cannot tell whether it is safe to vectorize code containing pointers.
- Try to use the loop index directly in array subscripts, instead of incrementing a separate counter for use as an array address.
- Disambiguate function arguments, e.g. -fargument-noalias

Use efficient memory accesses

- Favor inner loops with unit stride
- Minimize indirect addressing $a[i] = b[ind[i]]$
- Align your data consistently where possible (to 16, 32 or 64 byte boundaries)



INTEL® COMPILER SWITCHES TARGETING INTEL® AVX-512

Switch	Description
<code>-xmic-avx512</code>	KNL only <u>Not a fat binary.</u>
<code>-xcore-avx512</code>	Future Xeon only <u>Not a fat binary.</u>
<code>-xcommon-avx512</code>	AVX-512 subset common to both. <u>Not a fat binary.</u>
<code>-axmic-avx512 etc.</code>	Fat binaries. Allows to target KNL and other Intel® Xeon® processors

Don't use `-mmic` with KNL !

Best would be to use `-axcore-avx512,mic-avx512 -xcommon-avx512`

All supported in 16.0 and forthcoming 17.0 compilers

Binaries built for earlier Intel® Xeon® processors will run unchanged on KNL

Binaries built for Intel® Xeon Phi™ coprocessors will not.



INTEL® XEON PHI™ X200 PROCESSOR OVERVIEW

The diagram illustrates the architecture of the Intel Xeon Phi X200 Processor. It features a central "Knights Landing" chiplet (blue) with "up to 72 Cores" and "On-Package Memory (MCDRAM)". This is surrounded by "Platform Memory" (up to 384 GB DDR4) and "Integrated Fabric". The entire assembly is labeled "Processor Package". To the right, a detailed view of the MCDRAM module shows four memory dies labeled "L1B2 16GB", "L1B1 16GB", "L2A2 16GB", and "L2A1 16GB".

Platform Memory
Up to **384 GB DDR4**

Knights Landing
up to **72 Cores**

Integrated Fabric

Processor Package

Compute

- Intel® Xeon® Processor Binary-Compatible
- **3+ TFLOPS, 3X ST** (single-thread) perf. vs KNC
- **2D Mesh Architecture**
- **Out-of-Order Cores**

On-Package Memory (MCDRAM)

- Up to **16 GB** at launch
- Over **5x STREAM** vs. **DDR4** at launch


intel

51

MCDRAM MODES

Cache mode

- Direct mapped cache
- Inclusive cache
- Misses have higher latency
 - Needs MCDRAM access + DDR access
- No source changes needed to use, automatically managed by hw as if LLC




Flat mode


- MCDRAM mapped to physical address space
- Exposed as a NUMA node
 - Use numactl --hardware, lscpu to display configuration
- Accessed through memkind library or numactl

Hybrid

- Combination of the above two
 - E.g., 8 GB in cache + 8 GB in Flat Mode




Skylake (server): new approach to cache hierarchy




High hit rate on low-latency MLC increases performance

Skylake (server): new approach to cache hierarchy



High hit rate on low-latency MLC increases performance

Skylake (server): Data Access Bandwidth



TAKE AWAY MESSAGE: CACHE VS FLAT MODE



	DDR Only	MCDRAM as Cache	MCDRAM Only	Flat DDR + MCDRAM	Hybrid
Software Effort	No software changes required			Change allocations for bandwidth-critical data.	
Performance	Not peak performance.			Best performance.	
	Limited memory capacity	Optimal HW utilization + opportunity for new algorithms			

Bandwidth versus latency based on memory type

