

Laboratory practice 3

4x4-bit multipliers

Objective


- Implement two different 4x4-bit multipliers:
 - Using the numeric std library operator '*'
 - Using adders (from Lab 1)
- Study the Vivado reports to find:
 - The combinational elements that were used
 - Then maximum combinational path delay





```
entity mult8b is
  port(
    X : in std_logic_vector(3 downto 0);
    Y : in std_logic_vector(3 downto 0);
    Z : out std_logic_vector(7 downto 0)
  );
end mult8b std;
```


8-bit adders





Synthesis reports

After the synthesis, in the Reports tab (down), you can see two synthesis reports:




For instance (utilization report, taken from Lab 2):

	L	L	L J		
	Site Type	Used	Fixed	Available	Util%
-	Slice LUTs* LUT as Logic LUT as Memory	46 46 0	0 0	20800 20800 9600	0.22 0.22 0.00
	Slice Registers Register as Flip Flop	35 35	0 0 0	41600 41600	0.08
	Register as Latch F7 Muxes F8 Muxes	0 0 0	0 0 0	41600 16300 8150	0.00 0.00 0.00
_	L	L			

Timing reports


Under "Open Implemented Design", both in SYNTHESIS and in IMPLEMENTATION, you can click on "Report Timing Summary" (the timing summary after the IMPLEMENTATION is more accurate)



This window appears, when clicking on OK, the report is generated

Timing reports

These reports are visible by clicking on the "Timing" tab (down in the Vivado GUI):



"All user specified timing constraints are met" → How does the tool know which is the input clock period that is used in this design? By means of the .xdc file:

```
create_clock -add -name clk -period 10.00 -waveform {0 5} [get_ports clk]
```

- That line (which we already used in .xdc files in Labs 1&2) characterizes the clk signal, which is taken from the oscillator coming from pin W5 (in the Nexys4 board).
 - It defines a clock period (10 ns), when it becomes 0 (0 ns) and when it becomes to 1 (5 ns)
- No timing analysis is possible without this line, neither is the tool able to place&route the hardware according to the temporal constraints.
- This line is also visible when clicking on "Clock Summary" (one of the sections of the report left)

Testbench

```
-- Stimulus process
p stim : process
  variable v i : natural := 0;
  variable v j : natural := 0;
begin
  i loop: for v i in 0 to 15 loop
    j loop : for v j in 0 to 15 loop
      X <= std logic vector(to unsigned(v i, 4));</pre>
      Y <= std logic vector(to_unsigned(v j, 4));
      Z xpct <= std logic vector(to unsigned(v i * v j, 8));</pre>
      wait for 5 ns;
      assert Z = Z xpct
        report "Error multiplying, "&integer'image(v i)& " * "
               &integer'image(v j)& " = "&integer'image(v i*v j)&
               " not "&integer'image(to integer(unsigned(Z)))
        severity error;
      wait for 5 ns;
    end loop j loop;
  end loop i loop;
  wait;
end process p stim;
```