{"payload":{"header_redesign_enabled":false,"results":[{"id":"158694141","archived":false,"color":"#DAE1C2","followers":11,"has_funding_file":false,"hl_name":"JoseIuri/Simple_UVM","hl_trunc_description":"Implements a simple UVM based testbench for a simple memory DUT.","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":158694141,"name":"Simple_UVM","owner_id":24397982,"owner_login":"JoseIuri","updated_at":"2019-10-26T09:08:40.305Z","has_issues":true}},"sponsorable":false,"topics":["uvm","testbench","functional-verification"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":66,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AJoseIuri%252FSimple_UVM%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/JoseIuri/Simple_UVM/star":{"post":"4YMzpaMhiT6UD3dp5bZyGuTpCpyASepcuiaw9or5Suz5IXsrNRsvBTlXWURKvcaDcBEQzxElVz2Yn_sb0oGAGA"},"/JoseIuri/Simple_UVM/unstar":{"post":"ImkkxxlXs8herwPVpgH7sAU5zb2HK0erhwkv-Nj25pVaUF3Ndd8AkcY58EEJnCD3oDMFHhSp1qj0_Y0GXx_PQg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"Ll8QW4repapaysUuNYj1beEQk3pbsl9h6JgtQXrZ3rbp1Tr9dKAvQwU9Ppi21zF9Y3VubRePZUgoRhhKMfjPrg"}}},"title":"Repository search results"}