Behavioral Model of a Computer System in Verilog

Joseph Nguyen
San Jose State University
College of Science, Computer Science
joseph.q.nguyen@sjsu.edu

Abstract—this report explores the implementation of a computer system in Verilog. The computer system will be able to read and execute a set of given instructions. The system will have many components to it and they will all be put together in ModelSim.

I. INTRODUCTION

The objective of this project is to develop a computer system that would be able to read instructions from the given instruction set called CS147DV. The computer system will contain a 32-bit processor as well as a 256MB memory. We will also have to create a register file, alu, and control unit. The system will be tested in the da_vinci test bench.

II. REQUIREMENTS FOR THE SYSTEM

A. Arithmetic Logic Unit with Zero Output

This ALU model will be very similar to the one from the first project. The only difference is that this ALU will have an extra output ZERO. If the result is equal to zero, the output will be 1, otherwise it will be 0.

B. 32 X 32 Register File

The register file that will be used in this project will contain 32 registers each holding 32 bits of data. The register file is very important as it is used to read and write data that is used in the instructions.

C. 64Mb Memory

Similar the register file, the 64 Mb memory will be word addressable, which means that each memory cell will hold 32 bits of data. This memory model is crucial to the computer system since the instruction set will require the access of memory.

D. Control Unit

The control unit is responsible for simulating the steps of the process that takes place in reading and executing an instruction. The steps are as follow: *Instruction Fetch, Instruction Decode, Execute, Memory Access,* and *Write Back.*

E. Processor

The 32-bit processor model will hold the instances ALU, Register File, and Control Unit. This component is important as it represents the processors that we have studied. It is also a core component of the computer system.

F. DaVinci

In this project, the name of the computer system will be DaVinci. This computer system will hold the instances of the

Processor as well as 64 Mb Memory. The computer system will be responsible for allowing the Processor and Memory to work together to process and execute instructions from a DAT file. The instructions will be the bare minimum set called CS147DV.

G. CS147DV Instruction Set

The reason why this instruction set is considered bare minimum is because it has a limited amount of instructions. Actual instructions have many instructions which allow for more flexible programs, but because this instruction set is limited, we can only write using basic instructions. The instruction set will contain the three basic types of intructions R, I and J-type.

Name	Mnemoni	c Format	Operation	OpCode /funct					
Addition	add	R	R[rd] = R[rs] + R[rt]	0x00 / 0x20					
Subtraction	sub	R	R[rd] = R[rs] - R[rt]	0x00 / 0x22					
Multiplication	mul	R	R[rd] = R[rs] * R[rt]	0x00 / 0x2c					
Logical AND	and	R	R[rd] = R[rs] & R[rt]	0x00 / 0x24					
Logical OR	or	R	R[rd] = R[rs] R[rt]	0x00 / 0x25					
Logical NOR	nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$	0x00 / 0x27					
Set less than	slt	R	R[rd] = (R[rs] < R[rt])?1:0	0x00 / 0x2a					
Shift left logical	sll	R	$R[rd] = R[rs] \ll shamt$	0x00 / 0x01					
Shift right logical	srl	R	R[rd] = R[rs] >> shamt	0x00 / 0x02					
Jump Register	jr	R	PC = R[rs]	0x00 / 0x08					
Coding format: <mnemonic> <rd>, <rs>, <rt shamt="" =""></rt></rs></rd></mnemonic>									
			nd channel &						

Fig. 1. CS147DV R-Type Instructions

26 25 21 20 16 15

Name				Mnemonic Format			at C	perat	OpCode	
Addition immediate			a	addi I			F	R[rt] =	0x08	
Multiplication immediate			te r	muli I			F	R[rt] =	0x1d	
Logical AND immediate			e a	andi I			F	R[rt] = F	0x0c	
Logical OF	R imme	diate	C	ori I			F	R[rt] = F	0x0d	
Load uppe	r imme	diate	I	lui I			F	?[rt] = {	0x0f	
Set less th	an imn	nedia	te s	slti I			F	?[rt] = (0x0a	
Branch on	Branch on equal			peq		- 1	If	(R[rs] PC =	0x04	
Branch on	Branch on not equal			bne I			lf	(R[rs] PC =	0x05	
Load word	Load word			lw I			F	R[rt] =	M[R[rs]+SignExtImm]	0x23
Store work	Store word			sw		- 1	-	M[R[rs	0x2b	
BranchA	BranchAddress = {16{Imm[15]}, immediate } Coding format: <mre><mre></mre></mre>								> <imm></imm>	
I-type	opcode			rs rt		rt			13	
	31	26	25	21	20	16	15		0	

Fig. 2. CS147DV I-Type Instructions






Fig. 3. CS147DV J-Type Instructions

III. DESIGN AND IMPLIMENTATION OF ALU

The ALU will take three inputs OP1, OP2, and OPRN. The ALU will have two outputs OUT and ZERO. We will represent this component as a module in ModelSim. Similar to project 1, at the change of OP1, OP2, or OPRN, the results of the operation based on the inputs will be stored in OUT. If OUT is equal to 0, then ZERO will output 1, otherwise 0.

```
always @(OP1 or OP2 or OPRN)
begin
          case (OPRN)
                       ALU_OPRN_WIDTH'h01 : OUT = OP1 + OP2; // addition
                       'ALU OPRN WIDTH'h02 : OUT = OP1 - OP2;
'ALU OPRN WIDTH'h03 : OUT = OP1 * OP2;
                                                                                subtraction
                                                                                multiplication
                       ALU OPRN WIDTH'h05 : OUT = OP1 << OP2:
                                                                              // shift left
                       ALU_OPRN_WIDTH'h06 : OUT = OP1 & OP2; // bit-wise ANI
ALU_OPRN_WIDTH'h07 : OUT = OP1 | OP2; // bit-wise OR
                       ALU_OPRN_WIDTH'h08 : OUT = ~(OP1 | OP2); // bit-wise NOR ALU_OPRN_WIDTH'h09 : OUT = OP1 < OP2 ? 1 : 0; // set less that
                     default: OUT = 'DATA WIDTH'hxxxxxxxx;
          if (OUT === 0)
                      ZERO = 1'b1;
          else
                     ZERO = 1'b0;
```

Fig. 4. The main Verilog code for the module ALU

To test the ALU module, I have modified the testbench from project 1 to include the output for ZERO

```
# [TEST] 15 + 3 = 18,0 , got 18,0 ... [PASSED]
# [TEST] 15 - 15 = 0,1 , got 0,1 ... [PASSED]
# [TEST] 15 * 0 = 0,1 , got 0,1 ... [PASSED]
# [TEST] 15 * 0 = 0,1 , got 0,1 ... [PASSED]
# [TEST] 8 >> 2 = 2,0 , got 2,0 ... [PASSED]
# [TEST] 1 << 2 = 4,0 , got 4,0 ... [PASSED]
# [TEST] 10 & 7 = 2,0 , got 2,0 ... [PASSED]
# [TEST] 10 | 7 = 15,0 , got 15,0 ... [PASSED]
# [TEST] 10 ~| 7 = 4294967280,0 , got 4294967280,0 ... [PASSED]
# [TEST] 100 slt 101 = 1,0 , got 1,0 ... [PASSED]
# Total number of tests 9
# Total number of pass 9
```

Fig. 5. Transcipt for ALU_TB

32'h0	32'h0	32'h0	32'h0	32'h0	32'h0	32	n0	32'h0	32'h0
32'h0	32'h0	32'h0	32'h0	32'h0	32'h0	32	n0	32'h0	32'h0
() (6'h0	1 (6'h0	2 (6'h0	3 (6'h0	4 (6'h0	5 (6'h0	6	<u>(6'h0</u>	7 (6'h0	8 (6'h09
() 32'h	0000000f		(32'h	0 (32'h	0) 32'h	000	000a		(32'h0
() 32'h	0 (32'h	0 (32'h		00000002					(32'h0
32'h	0 (32'h	00000000	(32'h	0 (32'h	0 (32'h	D) 32'h	D (32'h	f (32'h0

Fig. 6. Wave signals for ALU_TB

IV. DESIGN AND IMPLIMENTATION OF REGISTER FILE 32X32

REGISTER_FILE_32X32 will take eight inputs READ, WRITE, CLK, RST, ADDR_R1, ADDR_R2, ADD_W, DATA_W and will give two outputs DATA_R1, DATA_R2. During a read operation, the register file will read the contents of registers at addresses ADDR_R1 and ADDR_R2 and will store the respected values at DATA_R1 and DATA_R2. During a write operation, the register file will store the contents DATA_W in the register at address DATA_W. The reason why this register file is able to read from two registers in parallel is so that it can read from two operands at once for the ALU.

```
always @ (negedge RST or posedge CLK)
        if (RST === 1'b0)
        begin
                for (i=0:i<='REG INDEX LIMIT: i = i +1)
                        reg_32x32[i] = { `DATA_WIDTH{1'b0} };
       end
        else
                if ((READ===1'b1)&&(WRITE===1'b0)) // read operation
                begin
                        data ret1 = reg 32x32[ADDR R1];
                        data_ret2 = reg_32x32[ADDR_R2];
                end
                                ==1'b0)&&(WRITE===1'b1)) // write operation
                else if ((READ=
                        reg_32x32[ADDR_W] = DATA_W;
       end
```

Fig. 7. The main Verilog code for the model REGISTER_FILE_32X32

To test the register file, I implemented a testbench that would write data into the register file and then read the same data back and compare them.

```
Total number of tests 17
Total number of pass 17
```

Fig. 8. Transcipt for REGISTER_FILE_TB




Fig. 9. Wave signals for REGISTER_FILE_TB

V. DESIGN AND IMPLIMENTATION OF MEMORY_64MB

MEMORY_64MB will take five inputs READ, WRITE, CLK, RST, ADDR and will also take an inout DATA. During a read operation, content from the memory address ADDR will be read and stored in DATA. During a write operation, content from DATA will be stored in memory address ADDR.

Fig. 10. Main Verilog code for MEMORY_64MB

To test the memory, a testbench has been given to us. The register file testbench implementation was based of this testbench.

```
# Total number of tests 27
# Total number of pass 27
```

Fig. 11. Transcipt for MEM_64MB_TB




Fig. 12. Wave signals for MEM_64MB_TB

VI. DESIGN AND IMPLIMENTATION OF CONTROL_UNIT

CONTROL_UNIT will contain a state machine that is responsible for changing the state of the instruction process that was introduced earlier. The state machine will be implemented as a module PROC_SM. The state machine takes in two inputs CLK and RST. The state machine defines a state with the next state. The definition is as follows:

```
PROC\_FETCH \rightarrow PRO\_DECODE
PROC\_DECODE \rightarrow PROC\_EXECUTE
PROC\_EXECUTE \rightarrow PROC\_MEM
PROC\_MEM \rightarrow PRO\_WB
PROC\_WB \rightarrow PRO\_FETCH
```

Fig. 13. Main Verilog code for PROC_SM

After the implementation of the the state machine, we will now implement the module CONTROL_UNIT. This module will take in five inputs ZERO, CLK, RST, RF_DATA_R1, RF_DATA_R2 and ALU_RESULT. It will give outputs RF_DATA_W, RF_ADDR_W, RF_ADDR_R1, RF_ADDR_R2, RF_READ, RF_WRITE, ALU_OP1, ALU_OP2, ALU_OPRN, MEM_ADDR, MEM_READ, MEM_WRITE. It will also take inout signal MEM_DATA. Based on the state of the state machine, the control unit will do specific operations in order to properly parse an instruction and either read or write data.

PROC_FETCH

The first state that every instruction goes through is the fetch stage. In this stage, the memory address for read is set to the program counter. Initially, the program counter is set to start at a location specified by ISA. Memory is then set to read, which means that the instruction to fetch is stored in memory data.

```
PROC_FETCH :
begin

MEM_ADDR = PC_REG;

MEM_READ = 1'b1;

MEM_WRITE = 1'b0;

RF_READ = 1'b1;

RF_WRITE = 1'b1;
end
```

Fig. 14. Verilog code for PROC_FETCH

PROC_DECODE

The second state that every instruction goes through is the decode stage. In this stage, the instruction is parsed into different registers that specify a region of the instruction. Extra registers are defined for specific instructions, for instance, I-Type instructions use a sign extension of the immediate, therefore a register SIGN_EXT = {{16{immediate[15]}}, immediate} is created. The register file will then read the contents of registers at address rs and rt. I also used a print_instruction task to print the parsed instructions.

```
'PROC DECODE :
begin
        INST REG = MEM DATA;
        // parse the instruction
        // R-type
        {opcode, rs, rt, rd, shamt, funct} = INST REG;
        // I-type
        {opcode, rs, rt, immediate } = INST REG;
        // J-type
        {opcode, address} = INST_REG;
        SIGN_EXT = {{16{immediate[15]}}, immediate};
        ZERO EXT = {16'b0, immediate};
        LUI = {immediate, 16'b0};
        JUMP ADDR = {6'b0, address};
        RF ADDR R1 = rs;
        RF ADDR R2 = rt;
        RF READ = 1'bl;
        RF WRITE = 1'b0;
        print_instruction(INST_REG);
```

Fig. 15. Verilog code for PROC_DECODE

PROC_EXECUTE

In this stage, the parsed instructions will have the content that was read be placed into the ALU to compute a result. Not all instructions use the ALU such as lui, kmp, and jal. In this case, those instructions will not show up in the stage

R-Type Excute

All R-Type instructions in CS147DV use the ALU except for Jump Register. The rest of the R-Type instructions compute a result from R[rs] and R[rt], with the exception of the shift left and shift right instructions, of which compute a result from R[rs] and shamt

```
'PROC EXE:

begin

case(opcode)

6'h0: // R-TYPE

begin

case(funct)

6'h20: ALU_OPRN = 'ALU_OPRN WIDTH'h01;

6'h20: ALU_OPRN = 'ALU_OPRN WIDTH'h02;

6'h20: ALU_OPRN = 'ALU_OPRN WIDTH'h03;

6'h20: ALU_OPRN = 'ALU_OPRN WIDTH'h06;

6'h21: ALU_OPRN = 'ALU_OPRN WIDTH'h06;

6'h22: ALU_OPRN = 'ALU_OPRN WIDTH'h06;

6'h22: ALU_OPRN = 'ALU_OPRN WIDTH'h06;

6'h22: ALU_OPRN = 'ALU_OPRN WIDTH'h06;

6'h01: ALU_OPRN = 'ALU_OPRN WIDTH'h06;

6'h01: ALU_OPRN = 'ALU_OPRN WIDTH'h06;

6'h01: ALU_OPRN = 'ALU_OPRN WIDTH'h06;

endcase

ALU_OP1 = RF_DATA_R1;

ALU_OP2 = (funct === 6'h01 || funct === 6'h02) ? shamt : RF_DATA_R2;

end

end
```

Fig. 16. Verilog code for PROC_EXECUTE for R-Type case

I-Type Excute

All I-Type instructions in CS147DV use the ALU except for Load upper immediate. Nearly all I-Type instructions use the content from R[rs] as the first operand, with the exception of Branch On Equal and Branch on Not Equal of which use PC + 1. Every I-Type instruction uses either Sign extended immediate or Zero extended immediate as the second operand.

```
// I-TYPE
6'h08: // addi
begin
        ALU OPRN = 'ALU OPRN WIDTH'h01;
        ALU OP1 = RF DATA R1;
        ALU OP2 = SIGN EXT;
end
6'hld:
        // muli
begin
        ALU OPRN = 'ALU OPRN WIDTH'h03;
        ALU OP1 = RF DATA R1;
        ALU OP2 = SIGN EXT;
end
6'h0c:
        // andi
begin
        ALU OPRN = 'ALU OPRN WIDTH'h06;
        ALU OP1 = RF DATA R1;
        ALU OP2 = ZERO EXT;
end
6'h0d:
        //ori
begin
        ALU OPRN = 'ALU OPRN WIDTH'h07;
        ALU OP1 = RF DATA R1;
        ALU OP2 = ZERO EXT;
end
6'h0a:
        // slti
begin
        ALU OPRN = 'ALU OPRN WIDTH'h09;
        ALU OP1 = RF DATA R1;
        ALU OP2 = SIGN EXT;
end
6'h04,
      6'h05 : // beg and bne
begin
        ALU OPRN = 'ALU OPRN WIDTH'h01;
        ALU OP1 = PC REG + 1;
        ALU OP2 = SIGN EXT;
end
6'h23, 6'h2b: // lw and sw
begin
        ALU OPRN = 'ALU OPRN WIDTH'h01;
        ALU_OP1 = RF_DATA_R1;
        ALU OP2 = SIGN EXT;
end
Fig. 17. Verilog code for PROC_EXECUTE for I-Type case
```

J-Type Excute

The only J-Type instructions that use the ALU are Push and Pop. Both instructions use the stack pointer register as the first operand and 1 and the second operand. Push computes and subtraction whereas pop computes an addition. Additionally, the Push instruction needs to also read the content of the first register.

```
// j-type
6'hlb: // push
begin
        ALU OPRN = 'ALU OPRN WIDTH'h02;
        ALU OP1 = SP REG;
        ALU OP2 = 1;
        RF ADDR R1 = 0;
        RF READ = 1'b1;
        RF WRITE = 1'b0;
end
6'hlc:
        // pop
begin
        ALU OPRN = 'ALU OPRN WIDTH'h01;
        ALU OP1 = SP REG;
        ALU OP2 = 1;
```

Fig. 18. Verilog code for PROC_EXECUTE for J-Type case

PROC_MEM

In this stage, memory will be accessed for specific instructions. For this instruction set only Load word, Store word, Push, and Pop will need to access memory. For Load word, the result from the exceute stage will be used as the address to read from in memory. For Store word, the result from the execute stage will be used as the address in memory to write. The data to be written will be the content from R[rt]. For Push, the contents that were read earlier will be written into the stack pointer register, the stack pointer register will then be decremented. For Pop, the stack pointer register is incremented. The address to be read is the stack pointer.

```
6'h23:
       //1w
begin
        MEM ADDR = ALU RESULT;
        MEM READ = 1'b1;
        MEM WRITE = 1'b0;
end
6'h2b:
        //SW
begin
        MEM ADDR = ALU RESULT;
        write data = RF DATA R2:
        MEM READ = 1'b0:
        MEM WRITE = 1'b1;
end
6'hlb:
        // push
begin
        MEM ADDR = SP REG;
        write data = RF DATA R1;
        MEM READ = 1'b0;
        MEM WRITE = 1'b1;
        SP REG = ALU RESULT;
end
6'hlc:
        // pop
begin
        SP REG = ALU RESULT;
        MEM ADDR = SP REG;
        MEM READ = 1'b1;
        MEM WRITE = 1'b0;
end
default:
begin
        MEM READ = 1'bl;
        MEM WRITE = 1'b1;
end
```

Fig. 19. Verilog code for PROC_MEM

PROC_WB

In this stage, all results have been computed, the only thing to worry about now is to assign the result back to the corresponding registers. This stage is also resposible for updating the program counter

R-Type Write Back

For the R-Type instructions, the Jump register instruction will set the program counter to the content in R[rs]. The rest of the R-Type instructions will write the result from the exceute stage into the address rd.

```
6'b0 : // R-TYPE
begin

case(funct)
    6'h20, 6'h22, 6'h2c, 6'h24, 6'h25, 6'h27, 6'h2a, 6'h01, 6'h02 :
    begin

RF_ADDR_W = rd;
RF_DATA_W = ALU_RESULT;
RF_READ = 1'b0;
RF_WRITE = 1'b1;
end
6'h08: PC_REG = RF_DATA_R1; // if jump register, set pc to r1
endcase
end
```

Fig. 20. Verilog code for PROC_WB for R-Type case

I-Type Write Back

For the I-Type instructions, Addition, Multiplication, AND, OR, and Set less than will write the results from ALU into register at address rt. Load upper immediate will do the same but with LUI instead of ALU result. For Branch on equal and Branch on not equal, the program counter will be set the ALU result if the condition is true. For Load word, the content read from memory will be stored in the register at address rt. Store word has already been finished in the memory stage so it is not needed in write back.

```
// I-TYPE
6'h08, 6'h1d, 6'h0c, 6'h0d, 6'h0a :
begin
        RF ADDR W = rt;
        RF DATA W = ALU RESULT;
        RF READ = 1'b0;
        RF WRITE = 1'b1;
end
6'h0f: // lui
begin
        RF ADDR W = rt;
        RF_DATA_W = LUI;
        RF READ = 1'b0;
        RF WRITE = 1'b1;
6'h04: // beq
begin
        if (RF DATA R1 === RF DATA R2)
                PC REG = ALU RESULT;
end
6'h05: // bne
begin
        if (RF DATA R1 !== RF DATA R2)
                PC REG = ALU RESULT;
end
6'h23:
        // lw
begin
        RF ADDR W = rt;
        RF DATA W = MEM DATA;
        RF READ = 1'b0;
        RF WRITE = 1'b1;
end
```

Fig. 21. Verilog code for PROC_WB for I-Type case

J-Type Write Back

For the J-Type instructions, Jump to address will simple set program counter to jump address. For Jump and Link R[31] will be set to PC+1 and PC will also be set to jump address. Push has already been done at memory stage, so it does not need to write back. For Pop, R[0] is set to the memory read from the memory stage.

```
// J-TYPE
6'h02: PC REG = JUMP ADDR; // jmp
6'h03: //jal
begin
        RF ADDR W = 31;
        RF DATA W = PC REG + 1;
        RF READ = 1'b0;
        RF WRITE = 1'b1;
        PC REG = JUMP ADDR;
end
6'hlc:
        // pop
begin
        RF ADDR W = 0;
        RF DATA W = MEM DATA;
        RF READ = 1'b0;
        RF WRITE = 1'b1;
end
```

Fig. 22. Verilog code for PROC_WB for J-Type case

VII. DESIGN AND IMPLIMENTATION OF PROCESSOR

The processor for this project will be implemented as a module PROC_CS147_SEC05. This processor takes in two inputs CLK and RST. The processor gives out three outputs ADDR, READ, and WRITE. The processor has an inout port DATA. It also a collection of wire to connect into the instantiated CONTROL_UNIT, REGISTER_FILE_32X32, and ALU.

```
// instantiation section
// Control unit
CONTROL_UNIT cu_inst (.MEM_DATA(DATA), .RF_DATA_W(rf_data_w), .RF_ADOR_W(rf_addr_w), .RF_ADOR_R1(rf_addr_r1), .RF_ADOR_R2(rf_addr_r2), .RF_RADOR_R2(rf_addr_r1), .RF_RADOR_R2(rf_addr_r1), .AUU_OF2(alu_op2), .AUU_OFR0(alu_oprn), .MEM_ADOR_RADOR, .MEM_RETITE (WRITE), .RF_DATA_R2(rf_data_r1), .RF_DATA_R2(rf_data_r2), .AUU_RESULT(alu_result), .ZERO(zero), .CLW(CLW), .RF_DATA_R2(rf_data_r2), .ADOR_R1(rf_addr_r1), .ADOR_R2(rf_addr_r2), .ADOR_R1(rf_addr_r1), .ADOR_R2(rf_addr_r2), .ADOR_R2(rf_addr_r2), .ADOR_R2(rf_addr_r2), .RF_DATA_R2(rf_data_r2), .RF_DATA_R2(rf_addr_r2), .RF_DATA_
```

Fig. 23. The instantiation of control unit, register file, and alu in the processor

VIII. DESIGN AND IMPLIMENTATION OF DA_VINCI

The last component of this computer system is the computer system itself. In order to process instructions, DaVinci creates the instances for Memory and Processor. The system takes inputs CLK and RST. It gives out outputs ADDR, READ, and WRITE. Additionally, it takes an inout port for DATA.

```
'include "prj_definition.v"
module DA_VINCI (DATA, ADDR, READ, WRITE, CLK, RST);
// Parameter for the memory initialization file name
parameter mem_init_file = "mem_content_01.dat";
// output list
output [ ADDRESS INDEX LIMIT: 0] ADDR;
output READ, WRITE;
// input list
input CLK, RST;
// inout list
inout ['DATA_INDEX_LIMIT:0] DATA;
// Instance section
 // Processor instance
PROC_CS147_SEC05 processor_inst(.DATA(DATA),
                                                           .ADDR (ADDR) , .READ (READ) ,
                                        .WRITE (WRITE) , .CLK (CLK) ,
// memory instance
defparam memory_inst.mem_init_file = mem_init_file;
MEMORY_64MB memory_inst(.DATA(DATA), .READ(READ), .WRITE(WRITE), .ADDR(ADDR), .CLK(CLK), .RST(RST));
endmodule:
```

Fig. 24. The Verilog code for module DA_VINCI

IX. TEST STRATEGY AND TEST IMPLEMENTATION

Now that we have completed our computer system, it is time to test it. In the Da_Vinci testbench, we can comment out the test that we do not want. First let us run the testbench using the fibonacci test. The testbench will read from the fibonacci DAT file, which contains the machine code that uses the instructions from CS147DV. This machine code will produce the first few fibonacci numbers. The fibonacci golden dump file shows the expected output, whereas the regular dump file shows the output that was computed from our computer system. After running the testbench, we can compare the dump files to see if they match.

fibo	nacci_mem_dump.dat 🗵	□a · · · · · · · · · · · · · · · · · · ·
1	// memory data	☐ fibonacci_mem_dump.golden.dat 🗵
2	// instance=/I	1 // memory data fil
3	// format=hex	2 // instance=/DA_VI
4	00000000	3 // format=hex addr
5	00000001	4 00000000
6	00000001	5 00000001
7	00000002	6 00000001
8	00000003	7 00000002
9	00000005	8 00000003
10	00000008	9 00000005
11	0000000d	10 00000008
12	00000015	11 0000000d
13	00000022	12 00000015
14	00000022	13 00000022
15	00000057	14 00000037
16	00000039	15 00000059
17	00000090 000000e9	16 00000090
18	000000179	17 000000e9
19	00000179	18 00000179
1 20	00000202	19 00000262

Fig. 25. The matching resulting and expected fibonacci dump files

To further test our computer system, we can also do the same thing but with the reverse fibonacci file.

	RevF	ib_m	em_dump.da	at 🗵	RevF	ib_me	em_dump.go	lden.dat	X
	1	//	memory	da	1	//	memory	data	f:
	2	//	instan	ce=	2	//	instand	ce=/D	Z A
	3	//	format	=he	3	//	format=	=hex	ado
	4	fff	ffffc9		4	fff	fffc9		
	5	000	000022		5	000	00022		
	6	fff	fffeb		6	fff	fffeb		
	7	000	0000d		7	000	0000d		
	8	fff	fffff8		8	fff	ffff8		
	9	000	000005		9	000	00005		
1	0	fff	fffffd		10	fff	ffffd		
1	1	000	000002		11	000	00002		
1	2	fff	ffffff		12	fff	fffff		
1	3	000	000001		13	000	00001		
1	4	000	00000		14	000	00000		
1	5	000	00001		15	000	00001		
1	6	000	00001		16	000	00001		
1	7	000	000002		17	000	00002		
1	8	000	000003		18	000	00003		
1	9	000	000005		19	000	00005		

Fig. 26. The matching resulting and expected reverse fibonacci dump files

When running the testbench, the parsed instructions will also be printed on the transcipt since we used the print instruction in the decode stage.

```
cript

4520ns -> [0X20430000] addi r[02], r[03], 0X00000;
4570ns -> [0X00221022] sub r[01], r[02], r[02];
4620ns -> [0X20610000] addi r[03], r[01], 0X00000;
4670ns -> [0X08001004] jmp 0X0001004;
4720ns -> [0X20400000] addi r[02], r[00], 0X00000;
4770ns -> [0X6c000000] push;
4820ns -> [0X20430000] addi r[02], r[03], 0X00000;
4870ns -> [0X00221022] sub r[01], r[02], r[02];
4920ns -> [0X20610000] addi r[03], r[01], 0X00000;
4970ns -> [0X08001004] jmp 0X0001004;
```

Fig. 27. The transcript of the DA_VINCI_TB

X. CONCULSION

This project has taught me about the architechure of a computer system during the process of reading instructions. Now I understand that the computer system takes a lot of back and fouth procedures between the register file and memory in order to just process one information. The computer system that I have created is not perfect. I have only used the tests given and have not been able to try other tests. There are still bugs that could possibly be in the computer system. Further testing needs to be done in order to ensure that the computer system is perfect.