



HEXFET® Power MOSFET

Applications

- Brushed Motor drive applications
- **BLDC** Motor drive applications
- PWM Inverterized topologies
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Electronic ballast applications
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters

5 D D

V _{DSS}	40V
R _{DS(on)} typ.	1.8m Ω
max.	$\mathbf{2.4m}\Omega$
I _D (Silicon Limited)	159A①
I _{D (Package Limited)}	85A

Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- RoHS Compliant containing no Lead, no Bromide, and no Halogen



Base Part Number	Package Type	Standard Pack		Orderable Part Number	Note
		Form	Quantity		
IRFH7440PBF	PQFN 5mm x 6mm	Tape and Reel	4000	IRFH7440TRPBF	
	PQFN 5mm x 6mm	Tape and Reel	400	IRFH7440TR2PBF	EOL notice #259




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature



Absolute Maximum Ratings

Symbol	Parameter	Max.	Units
_D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	159①	
_D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	101①	
_D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Package Limited)	85	A
DM	Pulsed Drain Current ②	624	
P _D @T _C = 25°C	Maximum Power Dissipation	104	W
	Linear Derating Factor	0.83	W/°C
/ _{GS}	Gate-to-Source Voltage	± 20	V
lv/dt	Peak Diode Recovery ④	3.0	V/ns
- J	Operating Junction and	-55 to + 150	00
STG	Storage Temperature Range		°C

Avalanche Characteristics

E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ③	121	mJ
E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ®	232	
I _{AR}	Avalanche Current ②	See Fig. 14, 15, 22a, 22b	Α
E _{AR}	Repetitive Avalanche Energy ②		mJ

Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
R _{0JC} (Bottom)	Junction-to-Case ®		1.2	
R _{eJC} (Top)	Junction-to-Case ®		31	°C ///
$R_{\theta JA}$	Junction-to-Ambient ®		35 °C/W	
R _{0JA} (<10s)	Junction-to-Ambient ®		22	

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	40			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.031		V/°C	Reference to 25°C, I _D = 1.0mA ②
R _{DS(on)}	Static Drain-to-Source On-Resistance		1.8	2.4	mΩ	V _{GS} = 10V, I _D = 50A ⑤
			2.7		mΩ	V _{GS} = 6.0V, I _D = 25A ⑤
V _{GS(th)}	Gate Threshold Voltage	2.2		3.9	V	$V_{DS} = V_{GS}$, $I_D = 100\mu A$
I _{DSS}	Drain-to-Source Leakage Current			1.0	μA	$V_{DS} = 40V, V_{GS} = 0V$
				150		$V_{DS} = 40V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 20V
	Gate-to-Source Reverse Leakage			-100		V _{GS} = -20V
R _G	Internal Gate Resistance		2.6		Ω	

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Current is limited to 85A by source bond technology. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- \P I_{SD} \leq 50A, di/dt \leq 1126A/ μ s, V_{DD} \leq V_{(BR)DSS}, T_J \leq 150°C.

- ⑤ Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.
- $\ \, \mbox{(a)} \, C_{oss}$ eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% $V_{DSS}.$
- O C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- \$ When mounted on 1 inch square 2 oz copper pad on 1.5 x 1.5 in. board of FR-4 material.
- 1 Limited by $T_{Jmax},$ starting T_{J} = 25°C, L = 1mH, $\;\;R_{G}$ = 50 $\Omega,\;I_{AS}$ = 22A, $\;V_{GS}$ =10V.



Dynamic @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	149			S	$V_{DS} = 10V, I_{D} = 50A$
Q_g	Total Gate Charge		92	138	nC	I _D = 50A
Q_{gs}	Gate-to-Source Charge		22			V _{DS} =20V
Q_{gd}	Gate-to-Drain ("Miller") Charge		29			V _{GS} = 10V ⑤
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		63			
t _{d(on)}	Turn-On Delay Time		12		ns	V _{DD} = 20V
t _r	Rise Time		45			I _D = 30A
t _{d(off)}	Turn-Off Delay Time		53			$R_G = 2.7\Omega$
t _f	Fall Time		42			V _{GS} = 10V ⑤
C _{iss}	Input Capacitance		4574		pF	$V_{GS} = 0V$
C _{oss}	Output Capacitance		700			V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance		466			f = 1.0 MHz
C _{oss} eff. (ER)	Effective Output Capacitance (Energy Related)		863			V _{GS} = 0V, V _{DS} = 0V to 32V ⑦
C _{oss} eff. (TR)	Effective Output Capacitance (Time Related)		1229			V _{GS} = 0V, V _{DS} = 0V to 32V ⑥

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			85 ①	Α	MOSFET symbol
	(Body Diode)					showing the
I _{SM}	Pulsed Source Current			745	Α	integral reverse
	(Body Diode) ②					p-n junction diode.
V_{SD}	Diode Forward Voltage		0.9	1.3	V	$T_J = 25^{\circ}C$, $I_S = 50A$, $V_{GS} = 0V$ ⑤
t _{rr}	Reverse Recovery Time		25		ns	$T_J = 25^{\circ}C$ $V_R = 34V$,
			27			$T_{\rm J} = 125^{\circ}{\rm C}$ $I_{\rm F} = 50{\rm A}$
Q _{rr}	Reverse Recovery Charge		16		nC	$T_J = 25^{\circ}C$ di/dt = 100A/ μ s \odot
			17			$T_J = 125$ °C
I _{RRM}	Reverse Recovery Current		1.2		Α	T _J = 25°C






Fig 3. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage




Fig 4. Typical Output Characteristics




Fig 6. Normalized On-Resistance vs. Temperature




Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 9. Typical Source-Drain Diode Forward Voltage




Fig 11. Drain-to-Source Breakdown Voltage





Fig 10. Maximum Safe Operating Area



V_{DS}, Drain-to-Source Voltage (V) Fig 12. Typical C_{OSS} Stored Energy




Fig 13. Typical On-Resistance vs. Drain Current

Submit Datasheet Feedback




Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 15. Typical Avalanche Current vs. Pulsewidth




Fig 16. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

- 1. Avalanche failures assumption:
- Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{imax}. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long asT_{jmax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).

 t_{av} = Average time in avalanche.

D = Duty cycle in avalanche = $t_{av} \cdot f$

 $Z_{th,IC}(D, t_{av})$ = Transient thermal resistance, see Figures 13)

$$\begin{split} P_{D~(ave)} &= 1/2~(~1.3\text{-BV}\cdot I_{av}) = \triangle T/~Z_{thJC}\\ I_{av} &= 2\triangle T/~[1.3\text{-BV}\cdot Z_{th}]\\ E_{AS~(AR)} &= P_{D~(ave)}\cdot t_{av} \end{split}$$




Fig 17. Threshold Voltage vs. Temperature




Fig. 19 - Typical Recovery Current vs. dif/dt




Fig. 18 - Typical Recovery Current vs. di_f/dt




Fig. 20 - Typical Stored Charge vs. dif/dt




Fig. 21 - Typical Stored Charge vs. dif/dt






Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 23a. Switching Time Test Circuit




Fig 24a. Gate Charge Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23b. Switching Time Waveforms






Fig 24b. Gate Charge Waveform


Submit Datasheet Feedback




PQFN 5x6 Outline "E" Package Details










S	COMMON						
M B O L	N	IM	INCH				
O L	MIN.	MAX.	MIN.	MAX.			
Α	0.90	1.17	0.0354	0.0461			
b	0.33	0.48	0.0130	0.0189			
С	0.195	0.300	0.0077	0.0118			
D	4.80	5.15	0.1890	0.2028			
D1	3.91	4.31	0.1539	0.1697			
D2	4.80	5.00	0.1890	0.1968			
Е	5.90	6.15	0.2323	0.2421			
E1	5.65	6.00	0.2224	0.2362			
E2	1.51		0.0594	_			
E3	3.32	3.78	0.1307	0.1480			
E4	3.42	3.58	0.1346	0.1409			
E5	0.18	0.32	0.0071	0.0126			
е	1.27 BSC		0.050 BSC				
L	0.05	0.25	0.0020	0.0098			
L1	0.38	0.66	0.0150	0.0260			
L2	0.51	0.86	0.0201	0.0339			
ı	0	0.18	0	0.0071			

PQFN 5x6 Outline "G" Package Details



BOTTOM VIEW

	DIM	MILLIN	IETERS	RS INCH		
SYMB0		MIN.	MAX.	MIN.	MAX.	
А		0.950	1.050	0.0374	0.0413	
A1		0.000	0.050	0.0000	0.0020	
А3		0.254	REF	0.0100	REF	
Ь		0.310	0.510	0.0122	0.0201	
b1		0.025	0.125	0.0010	0.0049	
b2		0.210	0.410	0.0083	0.0161	
b3		0.180	0.450	0.0071	0.0177	
D		5.150	5.150 BSC		BSC	
D1		5.000	BSC	0.1969 BSC		
D2		3.700	3.900	0.1457	0.1535	
Е		6.150	6.150 BSC		BSC	
E1		6.000	6.000 BSC		BSC	
E2		3.560	3.760	0.1402	0.1488	
E3		2.270	2.470	0.0894	0.0972	
е		1.27	1.27 REF 0.050 RE		REF	
K		0.830	1.400	0.0327	0.0551	
L		0.510	0.710	0.0201	0.0280	
L1		0.510	0.710	0.0201	0.0280	
Р		10 deg	12 deg	0 deg	12 deg	

Note:

- Dimensions and toleranceing confirm to ASME Y14,5M-1994
- Dimension L represents terminal full back from package edge up to 0.1mm is acceptable
- Coplanarity applies to the expose Heat Slug as well as the terminal
- 4. Radius on terminal is Optional


For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136: http://www.irf.com/technical-info/appnotes/an-1136.pdf

For more information on package inspection techniques, please refer to application note AN-1154: http://www.irf.com/technical-info/appnotes/an-1154.pdf


Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/




PQFN 5x6 Part Marking



PQFN 5x6 Tape and Reel



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Note: All dimension are nominal

Paakage	Reel	QTY	Red	Ao	Во	Ko	P1	w	Pin 1
Type	Diameter		Width	(mm)	(mm)	(mm)	(mm)	(mm)	Quadrant
	(Inch)		W1						
			(mm)						
5X6PQFN	13	4000	12.4	6.300	5.300	1.20	8.00	12	Qī

Note: For the most current drawing please refer to IR website at: http://www.irf.com/package/



Qualification information[†]

Qualification level	Indus trid				
Qualification level	(per JEDEC JESD47F guidelines) ^{††}				
Moisture Sensitivity Level	PQFN 5mm x 6mm	MSL1			
Worsture definitivity Level	1 Qi iy Siiiii x Giiiii	(per JEDEC J-STD-020D ^{††})			
RoHS compliant	Yes				

- † Qualification standards can be found at International Rectifier's web site: http://www.irf.com/product-info/reliability/
- †† Applicable version of JEDEC standard at the time of product release.

Revision History

Date	Comment
1/13/2014	• Updated ordering information to reflect the End-Of-Life (EOL) of the mini-reel option (EOL notice #259).
	Updated data sheet with the new IR corporate template.
2/19/2015	• Updated E _{AS (L=1mH)} = 232mJ on page 2
	• Updated note 10 "Limited by T_{Jmax} , starting $T_J = 25^{\circ}C$, $L = 1$ mH, $R_G = 50\Omega$, $I_{AS} = 22$ A, $V_{GS} = 10$ V". on page 2
6/2/2015	• Updated package outline for "option E" and added package outline for "option G" on page 9.
	Updated "IFX" logo on page 1 & 11.
	Updated tape and reel on page 10.
7/7/2015	Corrected package outline for "option E" on page 9.



IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA To contact International Rectifier, please visit http://www.irf.com/whoto-call/