Pan Docs

#### Foreword

Acknowledgements

History

#### Overview

- 1. Specifications
- 2. Memory Map

#### I/O Ports

- 3. Rendering3.1. Tile Data3.2. Tile Maps
  - **3.3.** OAM
  - 3.4. LCD Control
  - 3.5. LCD Status
  - 3.6. Scrolling
  - 3.7. Palettes
  - 3.8. Pixel FIFO
- 4. Sound Controller
- 5. Joypad Input
- 6. Serial Data Transfer
- 7. Timer and Divider Registers
- 8. Interrupts9. CGB Registers
- 10. Infrared Communication

# 11. SGB Functions CPU Specifications

- 12. CPU Registers and Flags
- 13. CPU Instruction Set
- 14. CPU Comparison with Z80

## Cartridges

- 15. The Cartridge Header
- 16. MBCs

#### Accessories

- 17. Game Boy Printer
- 18. Game Boy Camera
- 19. 4-Player Adapter
- 20. Game Genie/Shark Cheats

#### Other

- 21. Power-Up Sequence
- 22. Reducing Power Consumption
- 23. Accessing VRAM and OAM
- 24. OAM Corruption Bug
- 25. External Connectors
- 26. GBC Approval Process

#### References

# **LCD Status Register**

### TERMINOLOGY

A dot is the shortest period over which the PPU can output one pixel: is it equivalent to 1 T-state on DMG or on CGB single-speed mode or 2 T-states on CGB double-speed mode. On each dot during mode 3, either the PPU outputs a pixel or the fetcher is stalling the FIFOs.

# FF41 - STAT (LCD Status) (R/W)

```
Bit 6 - LYC=LY STAT Interrupt source
Bit 5 - Mode 2 OAM STAT Interrupt source
Bit 4 - Mode 1 VBlank STAT Interrupt source
Bit 3 - Mode 0 HBlank STAT Interrupt source
Bit 2 - LYC=LY Flag
Bit 1-0 - Mode Flag
0: HBlank
1: VBlank
2: Searching OAM
3: Transferring Data to LCD Controller
```

The two lower STAT bits show the current status of the PPU.

Bit 2 is set when LY contains the same value as LYC. It is constantly updated.

Bits 3-6 select which sources are used for the STAT interrupt.

The LCD controller operates on a  $2^2$ 2 Hz = 4.194 MHz dot clock. An entire frame is 154 scanlines = 70224 dots = 16.74 ms. On scanlines 0 through 143, the PPU cycles through modes 2, 3, and 0 once every 456 dots. Scanlines 144 through 153 are mode 1.

The following sequence is typical when the display is enabled:

Mode	2	2	2 :	2 2	2 :	2 2	2	2	<u>.</u>
Mode	3	33	33	33	33	33	33		3
Mode	0	000	000	000	000	000	000		000
Mode	1							111111111111111	_

When the PPU is accessing some video-related memory, that memory is inaccessible to th CPU: writes are ignored, and reads return garbage values (usually \$FF).

- During modes 2 and 3, the CPU cannot access OAM (\$FE00-FE9F).
- During mode 3, the CPU cannot access VRAM or CGB palette data registers (\$FF69,\$FF6B).

Mode	Action	Duration	Accessible video memory
2	Searching OAM for OBJs whose Y coordinate overlap this line	80 dots (19 μs)	VRAM, CGB palettes
3	Reading OAM and VRAM to generate the picture	168 to 291 dots (40 to 60 μs) depending on sprite count	None
0	Nothing (HBlank)	85 to 208 dots (20 to 49 μs) depending on previous mode 3 duration	VRAM, OAM, CGB palettes
1	Nothing (VBlank)	4560 dots (1087 μs, 10 scanlines)	VRAM, OAM, CGB palettes

# **Properties of STAT modes**

Unlike most game consoles, the Game Boy can pause the dot clock briefly, making Mode 3 longer and Mode 0 shorter. It routinely takes a 6 to 11 dot break to fetch an OBJ's tile between background tile pattern fetches. On DMG and GBC in DMG mode, mid-scanline writes to BGP allow observing this behavior, as the delay from drawing an OBJ shifts the write's effect to the left by that many dots.

Three things are known to pause the dot clock:

- Background scrolling: If SCX % 8 is not zero at the start of the scanline, rendering is
  paused for that many dots while the shifter discards that many pixels from the leftmo
  tile.
- Window: An active window pauses for at least 6 dots, as the background fetching mechanism starts over at the left side of the window.
- Sprites: Each sprite usually pauses for 11 min(5, (x + SCX) % 8) dots. Because spri fetch waits for background fetch to finish, a sprite's cost depends on its position relative to the left side of the background tile under it. It's greater if a sprite is direct

aligned over the background tile, less if the sprite is to the right. If the sprite's left si is over the window, use 255  $\,$  WX instead of SCX in this formula.

# TO BE VERIFIED

The exact pause duration for window start is not confirmed; it may have the same background fetch finish delay as a sprite. If two sprites' left sides are over the same background or window tile, the second may pause for fewer dots.

A hardware quirk in the monochrome Game Boy makes the LCD interrupt sometimes trigg when writing to STAT (including writing \$00) during OAM scan, HBlank, VBlank, or LY=LYC. It behaves as if \$FF were written for one cycle, and then the written value were written the next cycle. Because the GBC in DMG mode does not have this quirk, two game that depend on this quirk (Ocean's *Road Rash* and Vic Tokai's *Xerd no Densetsu*) will not 1 on a GBC.