Prelab




Figure 1: State Diagram for Combination Lock

Code Block 1: 4-Bit ALU

```
module combination_lock_fsm (
1
2
     output reg [2:0] state,
3
     output wire Locked, // asserted when locked
     input wire Right, Left, // indicate direction
4
     input wire [4:0] Count, // indicate position
5
     input wire Center, // the unlock button
6
     input wire Clk, South // clock and reset
7
8
     );
9
     always @ ( * ) begin
10
       case (state)
11
         S0: begin
12
           if (condition)
13
14
15
           else
```

```
16
17
                end
             S1: begin
18
19
                if (condition)
20
                else
21
22
23
                end
             S2: begin
24
                if (condition)
25
26
27
                _{
m else}
28
29
                end
             S3: begin
30
                if (condition)
31
32
                _{
m else}
33
34
35
                end
             S4: begin
36
                if (condition)
37
38
39
                _{
m else}
40
41
                \quad \text{end} \quad
42
          {\bf end case}
43
       end
44
       \mathbf{always} \ @ \ (\mathbf{posedge} \ \mathrm{Clk}) \ \mathbf{begin}
45
          if (Rst)
46
```

```
47
         state \le S0;
        else
48
          state <= nextState;</pre>
49
50
      end
51
      if (state = S4)
52
        assign Locked = 0;
53
      else
54
        assign Locked = 1;
55
56
      assign Count = state;
57
58
   {\bf end module} \ \ // \ \ combination\_lock\_fsm
59
```