Appendix A

Integrated Circuit Pin Diagrams

SDAS063B - APRIL 1982 - REVISED DECEMBER 1994

 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These devices contain six independent hex inverters. They perform the Boolean function $Y = \overline{A}$.

The SN54ALS04B and SN54AS04 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS04B and SN74AS04 are characterized for operation from 0°C to 70°C.


FUNCTION TABLE (each inverter)

INPUT A	OUTPUT
	<u> </u>
Н	L
L	Н

SN54ALS04B, SN54AS04 . . . J PACKAGE SN74ALS04B, SN74AS04 . . . D OR N PACKAGE (TOP VIEW)



SN54ALS04B, SN54AS04 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


logic symbol†

4.4	1	4	2	41/
1A	3	1	4	1Y 2Y
2A	5		6	
3A	9		8	3Y
4A	11		l 10	4Y
5A 6A	13		12	5Y 6Y
6A				01

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

logic diagram (positive logic)



SDAS191A - APRIL 1982 - REVISED DECEMBER 1994

 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These devices contain four independent 2-input positive-AND gates. They <u>perform</u> the Boolean functions $Y = A \cdot B$ or $Y = \overline{A} + \overline{B}$ in positive logic.

The SN54ALS08 and SN54AS08 are characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ALS08 and SN74AS08 are characterized for operation from 0° C to 70° C.


FUNCTION TABLE (each gate)

INPUTS		OUTPUT
Α	В	Y
Н	Н	Н
L	X	L
Х	L	L

SN54ALS08, SN54AS08 . . . J PACKAGE SN74ALS08, SN74AS08 . . . D OR N PACKAGE (TOP VIEW)



SN54ALS08, SN54AS08 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


logic symbol†

1 /	1	&	3	
40	2	α		1Y
10	4		•	
1A 1B 2A 2B	5		6	2Y
28	9		_	
3A	10		8	3Y
3B	12			
3B 4A 4B	13		11	4Y
4B				71

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

logic diagram (positive logic)



SDAS113B - APRIL 1982 - REVISED DECEMBER 1994

 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These devices contain four independent 2-input positive-OR <u>gates</u>. They perform the Boolean functions $Y = \overline{A} \cdot \overline{B}$ or Y = A + B in positive logic.

The SN54ALS32 and SN54AS32 are characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ALS32 and SN74AS32 are characterized for operation from 0° C to 70° C.


FUNCTION TABLE (each gate)

INPUTS		ОИТРИТ
Α	В	Y
Н	Χ	Н
Х	Н	Н
L	L	L

SN54ALS32, SN54AS32 . . . J PACKAGE SN74ALS32, SN74AS32 . . . D OR N PACKAGE (TOP VIEW)



SN54ALS32, SN54AS32 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


logic symbol†

	4			
1Δ		≥ 1	3	
1P	2			1Y
16	4		_	
2A	5		6	2Y
2B	9			
3A			8	
2 D	10			3Y
36	12			
1A 1B 2A 2B 3A 3B 4A 4B	13		11	4Y
4B				

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

logic diagram (positive logic)



SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SDAS187A - APRIL 1982 - REVISED DECEMBER 1994

 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description


These devices contain four independent 2-input positive-NAND gates. They perform the Boolean functions $Y = \overline{A} \cdot \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

The SN54ALS00A and SN54AS00 are characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ALS00A and SN74AS00 are characterized for operation from 0° C to 70° C.

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Y
Н	Н	L
L	X	Н
Х	L	Н


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, J, and N packages.

SN54ALS00A, SN54AS00 . . . J PACKAGE SN74ALS00A, SN74AS00 . . . D OR N PACKAGE (TOP VIEW)



SN54ALS00A, SN54AS00 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

SN54AHCT02, SN74AHCT02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCLS262I - DECEMBER 1995 - REVISED JANUARY 2000


- EPIC[™] (Enhanced-Performance Implanted CMOS) Process
- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

description


These devices contain four independent 2-input NOR gates that perform the Boolean function $Y = \overline{A} \cdot \overline{B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

The SN54AHCT02 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHCT02 is characterized for operation from –40°C to 85°C.

SN54AHCT02 . . . J OR W PACKAGE SN74AHCT02 . . . D, DB, DGV, N, OR PW PACKAGE (TOP VIEW)



SN54AHCT02 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each gate)

INPUTS		OUTPUT
Α	В	Υ
Н	Х	L
Х	Н	L
L	L	Н



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.



SDAS006B - APRIL 1982 - REVISED DECEMBER 1994

 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These devices contain four independent 2-input exclusive-OR gates. They perform the Boolean functions $Y = A \oplus B$ or $Y = \overline{AB} + A\overline{B}$ in positive logic.


A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

The SN54ALS86 and SN54AS86A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS86 and SN74AS86A are characterized for operation from 0°C to 70°C.


FUNCTION TABLE (each gate)

INPUTS		OUTPUT	
Α	В	Υ	
L	L	L	
L	Н	Н	
Н	L	Н	
Н	Н	L	

SN54ALS86, SN54AS86A . . . J PACKAGE SN74ALS86, SN74AS86A . . . D OR N PACKAGE (TOP VIEW)




SN54ALS86, SN54AS86A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.




SN54HCT257, SN74HCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SCLS072D - NOVEMBER 1988 - REVISED SEPTEMBER 2003


- Operating Voltage Range of 4.5 V to 5.5 V
- High-Current 3-State Outputs Interface Directly With System Bus
- Typical t_{pd} = 17 ns
- Low Power Consumption, 80-μA Max I_{CC}
- ±6-mA Output Drive at 5 V

SN54HCT257 . . . J PACKAGE SN74HCT257 . . . D OR N PACKAGE (TOP VIEW)



- Low Input Current of 1 μA Max
- Inputs Are TTL-Voltage Compatible
- Provide Bus Interface From Multiple Sources in High-Performance Systems
- Buffered Inputs and Outputs

SN54HCT257 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description/ordering information

The 'HCT257 devices are designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable (\overline{OE}) input is at the high logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube of 25	SN74HCT257N	SN74HCT257N
-40°C to 85°C SOIC - D		Tube of 40	SN74HCT257D	HCT257
	SOIC - D	Reel of 2500	SN74HCT257DR	
		Reel of 250	SN74HCT257DT	
FF00 to 40F00	CDIP - J	Tube of 25	SNJ54HCT257J	SNJ54HCT257J
−55°C to 125°C	LCCC - FK	Tube of 55	SNJ54HCT257FK	SNJ54HCT257FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCLS072D - NOVEMBER 1988 - REVISED SEPTEMBER 2003

FUNCTION TABLE

	INPUTS			
ŌĒ	SELECT	DA	TΑ	OUTPUT
OE	A/B	Α	В	
Н	Х	Х	Х	Z
L	L	L	X	L
L	L	Н	X	Н
L	Н	Х	L	L
L	Н	Х	Н	Н

logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.





Data sheet acquired from Harris Semiconductor

SCHS176

November 1997

CD74HC283, **CD74HCT283**

High Speed CMOS Logic 4-Bit Binary Full Adder with Fast Carry

Features

- · Adds Two Binary Numbers
- **Full Internal Lookahead**
- · Fast Ripple Carry for Economical Expansion
- · Operates with Both Positive and Negative Logic
- Fanout (Over Temperature Range)
 - Standard Outputs 10 LSTTL Loads
 - Bus Driver Outputs 15 LSTTL Loads
- Wide Operating Temperature Range . . . -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
 - 2V to 6V Operation
 - High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC} at $V_{CC} = 5V$
- HCT Types
 - 4.5V to 5.5V Operation
 - Direct LSTTL Input Logic Compatibility, V_{IL} = 0.8V (Max), V_{IH} = 2V (Min)
 - CMOS Input Compatibility, $I_I \le 1\mu A$ at V_{OL} , V_{OH}

Description

The Harris CD74HC283 and CD74HCT283 binary full adders that add two 4-bit binary numbers and generate a carry-out bit if the sum exceeds 15.

Because of the symmetry of the add function, this device can be used with either all active-high operands (positive logic) or with all active-low operands (negative logic). When using positive logic the carry-in input must be tied low if there is no carry-in.

Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74HC283E	-55 to 125	16 Ld PDIP	E16.3
CD74HCT283E	-55 to 125	16 Ld PDIP	E16.3
CD74HC283M	-55 to 125	16 Ld SOIC	M16.15
CD74HCT283M	-55 to 125	16 Ld SOIC	M16.15

NOTES:


- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- 2. Wafer and die is available which meets all electrical specifications. Please contact your local sales office or Harris customer service for ordering information.

Pinout

CD74HC283, CD74HCT283 (PDIP, SOIC) **TOP VIEW**



Functional Diagram



SDLS083

MARCH 1974-REVISED MARCH 1988

'246, '247, 'LS247 feature

'LS248 feature

- **Open-Collector Outputs Drive Indicators** Directly

Lamp-Test Provision


Leading/Trailing Zero Suppression

- Internal Pull-Ups Eliminate Need for External Resistors
- Lamp-Test Provision
- Leading/Trailing Zero Suppression
- All Circuit Types Feature Lamp Intensity Modulation Capability


	†	DRIVER O	UTPUTS		TYPICAL	ĺ
TYPE	ACTIVE LEVEL	OUTPUT CONFIGURATION	SINK CURRENT	MAX VOLTAGE	POWER DISSIPATION	PACKAGES
SN54246	low	open-collector	40 mA	30 V	320 mW	J,W
SN54247	low	open-collector	40 mA	15 V	320 mW	J,W
SN54LS247	low	open-collector	12 mA	15 V	35 mW	J,W
SN54LS248	high	2-kΩ pull-up	2 mA	5.5 V	125 mW	J,W
SN74246	low	open-collector	40 mA	30 V	320 mW	J,N
SN74247	low	open-collector	40 mA	15 ∨	320 mW	J,N
SN74LS247	low	open-collector	24 mA	15 V	35 mW	J,N
SN74LS248	high	2-kΩ pull-up	6 mA	5.5 V	125 mW	N,L

SN54246, SN54247 . . . J PACKAGE SN54LS247 THRU SN54LS248 . . . J OR W PACKAGE **\$N74246, \$N74247...** N PACKAGE SN74LS247, SN74LS248 . . . D OR N PACKAGE

(TOP VIEW)



SN54LS247, SN54LS248 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description


The '246 and '247 are electrically and functionally identical to the SN5446A/SN7446A, and SN5447A/SN7447A respectively, and have the same pin assignments as their equivalents. The 'LS247 and 'LS248 are electrically and functionally identical to the SN54LS47/SN74LS47 and SN54LS48/SN74LS48, respectively, and have the same pin assignments as their equivalents. They can be used interchangeably in present or future designs to offer designers a choice between two indicator fonts. The '46A, '47A, 'LS47, and 'LS48 compose the \Box and the without tails and the '246, '247, 'LS247, and 'LS248 compose the \Box and the \Box with tails. Composition of all other characters, including display patterns for BCD inputs above nine, is identical. The '246, '247, and 'LS247 feature active-low outputs designed for driving indicators directly, and the 'LS248 features active-high outputs for driving lamp buffers. All of the circuits have full ripple-blanking input/output controls and a lamp test input. Segment identification and resultant displays are shown below. Display patterns for BCD input counts above 9 are unique symbols to authenticate input conditions.

All of these circuits incorporate automatic leading and/or trailing-edge zero-blanking control (\overline{RBI} and \overline{RBO}). Lamp test (\overline{LT}) of these types may be performed at any time when the $\overline{BI}/\overline{RBO}$ node is at a high level. All types contain an overriding blanking input (BI) which can be used to control the lamp intensity by pulsing or to inhibit the outputs. Inputs and outputs are entirely compatible for use with TTL logic outputs.

Series 54 and Series 54LS devices are characterized for operation over the full military temperature range of -55 °C to 125 °C; Series 74 and Series 74LS devices are characterized for operation from 0 °C to 70 °C.



logic symbols†



[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

'246, '247, 'LS247 FUNCTION TABLE (T1)

DECIMAL			INP	UTS			BI/RBO†			o	UTPU	rs			NOTE
FUNCTION	LT	RBI	D	С	В	A		a	ь	С	d	e	f	9	
0	Н	н	L	L	L	L	Н	ON	ON	ON	ON	ON	ON	OFF	
1	н	х	L	L	L	н	н	OFF	ON	ON	OFF	OFF	OFF	OFF	
2	н	×	L	L.	н	L	н	ON	ON	OFF	ON	ON	OFF	ON	
3	н	Х	L	L	н	Н	н	ON	ON	ON	ON	OFF	OFF	ON	
4	Н	x	L	н	L	L	н	OFF	ON	ON	OFF	OFF	ON	ON	
5	н	x	L	н	L	Н	н	ON	OFF	ON	ON	OFF	ON	ON	
6	н	×	L	н	н	L	н	ON	OFF	ON	ON	QN	ON	ON	
7	Ħ	х	L	н	н	Н	н	ON	ON	ON	OFF	OFF	OFF	OFF	
8	Н	Х	Н	L	L	L	Н	ON	ON	ON	ON	ON	ON	ON	1
9	н	×	Н	L	L	H	н	ON	ON	ON	ON	OFF	ON	ON	
10	н	×	Н	L	н	L	н	OFF	OFF	OFF	ON	ON	OFF	ON	
11	н	х	Н	L	н	н	н	OFF	OFF	ON	ON	OFF	OFF	ON	
12	Н	Х	Н	Н	L	L	Н	OFF	ON	OFF	OFF	OFF	ON	OΝ	
13	Н	×	Н	Н	L	н	н	ON	OFF	OFF	ON	OFF	ON	ON	
14	н	x	Н	Н	Н	L	н	OFF	OFF	OFF	ON	ON	ON	ON	
15	н	х	н	н	Н	н	н	OFF	OFF	OFF	OFF_	OFF	OFF	OFF	
哥	Х	X	Х	Х	Х	Х	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	2
RBI	Н	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	3
ī	L	Х	Х	Х	Х	X	Н	ON	ON	ON	ON	ON	ON	ON	4

'LS248 FUNCTION TABLE (T2)


DECIMAL OR		·	INP	UTS			BI/RBQ†	-		0	UTPU	TS			NOTE
FUNCTION	LŦ	RBI	ם	С	8	Д	}	а	ь	c	а	e	f	g	
0	н	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	ī	
1	н	×	L	L	L	Н	н	L.	H	H	L	Ļ	L	L	
2	Н	X	L	L	Н	L	Н	Н	Н	L	Н	Н	L	Н	
3	Н	Х	L	L	Н	H	н	Н	Н	н	Н	L	L	Н	
4	Н	×	L	Н	L	L	н	L	Н	H	L	٦	Н	H	
5	Н	Х	L	Н	L	H	н	H	L	Н	Н	L	Н	Н	
6	н	х	L	Н	Н	L	н	н	L	Н	Н	н	н	н	
7	1	х	L	Н	Н	н	Н	н	Н	Н	L	L	L	L	1
8	Н	Х	Н	L	L	L	Н	H	Н	Н	Н	Н	Н	I	•
9	H	×	H	L	L	Н	н	Н	H	H	H	L	Н	н	
10	Н	Х	Н	L	Н	L	Н	Ł	L	L	Н	Н	L	н	
11	Н	х	Н	L	Н	Н	Н	L	L	Н	н	L	L	н	}
12	I	Х	Н	Н	L	٦	Н	L	Н	Ĺ	L	L	Н	Н	
13	Н	X	Н	Н	L	Н	н	Н	L	L	H	L	Н	н	ŀ
14	Н	х	н	H	Н	L	н	L	L	L	H	Н	Н	н	
15	н	×	н	Н	Н	н	н	L	L	L	L	L	L	L	
BI	X	×	Х	Х	Х	Х	Ĺ	L	L	L	L	L	L	L	2
RBI	н	L	L	L	L	L	L	L	L	L	Ļ	L	L	ᆫᅵ	3
<u>LT</u>	L	Х	Х	X	X	×	н	H	Н	H	H	Н	Н	н	_ 4 [

- H = high level, L = low level, X = irrelevant NOTES: 1. The blanking input $\overline{(BI)}$ must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.
 - 2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are low regardless of the level of any
 - 3. When ripple-blanking input (RBI) and Inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go low and the ripple-blanking output (RBO) goes to a low level (response condition).
 - 4. When the blanking input/ripple-blanking output (81/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are high.


 $^{\dagger}\overline{BI/RBO}$ is wire-AND logic serving as blanking input (\$\overline{BI}\$) and/or ripple-blanking output (\$\overline{RBO}\$).




UNCONTROLLED DOCUMENT



4.50±0.75 [0.177±0.030]	 15.24 [0.600] 		Ø0.51 [0.020]
8.00 [0.315]	19.00 [0.748]	-	
9			L





2.54 [0,100] (4 PLS;) L 10.16 [0.400]

5-11-99 4-8-96

REV.

 \Box

DATE

E.C.N. NUMBER AND REVISION COMMENTS E.C.N. #10141.

E.C.N. #10BRDR. & REDRAWN.

മ ⋖

LDS-A512RI

PART NUMBER

3

ELECTRO-OPTICAL CHARACTERISTICS TA=25°C If=10mA	HARACTERIST	IICS TA=25°C		l f=10mA	
PARAMETER	MIN	ТМ	MAX	ONITS	TEST COND
PEAK WAVELENGTH	2	565 (GREEN)		шu	
FORWARD VOLTAGE		2.2	5.6	۸f	
REVERSE VOLTAGE	5.0			<u>۸</u>	l _r =100µA
AXIAL INTENSITY		3900		por	If=10mA
EMITTED COLOR:	GREEN				
FACE COLOR:	GRAY				
SEGMENT COLOR:	MILKY WH	MILKY WHITE DIFFUSED			

LIMITS OF SAFE OPERATION AT 25°C PER CHIP

Parameter	MAX	UNITS
PEAK FORWARD CURRENT*	150	mA
STEADY CURRENT	25	mA
POWER DISSIPATION	105	Mm
DERATE FROM 25°C	-1.2	mW/c
OPERATING, STORAGE TEMP.	- 40 T0 +85	္
SOLDERING TEMP.	+ 260	္
2.0mm FROM BODY		3 SEC. MAX
* t<10µS		

-- 12.60 [0.496]

*UNLESS OTHERWISE SPECIFIED TOLERANCE IS ±0.25mm (±0.010")

PART NUMBER	LDS-A512RI
REV.	Ш


0.56" SEVEN SEGMENT, SINGLE DIGIT DISPLAY,	GREEN CHIPS, GRAY FACE WITH WHITE SEGMENTS,	COMMON ANODE RIGHT DECIMAL
0.56"	565nm GREE	

DKAWN			BC
RELIABILITY NOTE	OUR MANY YEARS OF EXPERIENCE DATA ACCUMULATION INDICATE	THAT SOLDER HEAT IS A MAJOR CAUSE OF EARLY AND FUTURE	FAILURE. PLEASE PAY ATTENTION TO YOUR SOLDERING PROCESS.

SENTED RATED	CHECKED BY:
INCORPORNTED	DRAWN BY:

@		90	COM
ROA	10IS 60067	7—359—279	WWW.LUMEX
E. HELLEN	ATINE, ILLINO	NE: 1-847	8: HTTP://
290	PAL	PHO	WEB

ED		PALATINE, ILLINOIS 60067 PHONE: 1-847-359-2790 WEB: HTTP://WWW.LUMEX.COM	1_847-359-2790 1-847-359-2790 P://www.LUMEX.C	0067 2790 ИЕХ.СОМ
CKED	BY:	ECKED BY: APPROVED BY: DATE: 7-20-95	DATE:	7-20-95
			PAGE:	1 OF 1
			SCALE:	∀ N



Appendix B

Generic User Constrained File for Xilinx Spartan 3E Starter Board

```
### SAMPLE SPARTAN-3E STARTER KIT BOARD CONSTRAINTS
# ==== Pushbuttons (BTN) =
NET "BTN EAST" LOC = "H13" | IOSTANDARD = LVTTL | PULLDOWN;
NET "BTN NORTH" LOC = "V4" | IOSTANDARD = LVTTL | PULLDOWN;
NET "BTN SOUTH" LOC = "K17" | IOSTANDARD = LVTTL | PULLDOWN;
NET "BTN WEST" LOC = "D18" | IOSTANDARD = LVTTL | PULLDOWN;
# ==== Clock inputs (CLK) ====
NET "CLK 50MHZ" LOC = "C9" | IOSTANDARD = LVCMOS33;
# ==== Character LCD (LCD) ====
NET "LCD E" LOC = "M18" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "LCD RS" LOC = "L18" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
NET "LCD RW" LOC = "L17" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
# LCD data connections SF D<3:0>
#NET "SF D[0]" LOC = "R15" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW ;
#NET "SF D[1]" LOC = "R16" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
#NET "SF D[2]" LOC = "P17" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
#NET "SF D[3]" LOC = "M15" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW;
# ==== Rotary Pushbutton Switch (ROT) ====
NET "ROT A" LOC = "K18" | IOSTANDARD = LVTTL | PULLUP;
NET "ROT B" LOC = "G18" | IOSTANDARD = LVTTL | PULLUP;
NET "ROT_CENTER" LOC = "V16" | IOSTANDARD = LVTTL | PULLDOWN;
# ==== Discrete LEDs (LED) ==
NET "LED[0]" LOC = "F12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "LED[1]" LOC = "E12" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "LED[2]" LOC = "E11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "LED[3]" LOC = "F11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "LED[4]" LOC = "C11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "LED[5]" LOC = "D11" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "LED[6]" LOC = "E9" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
NET "LED[7]" LOC = "F9" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 8;
# ==== ON/OFF Switches (SWITCH) ====
NET "SW<0>" LOC = "L13" | IOSTANDARD = LVTTL | PULLUP;
NET "SW<1>" LOC = "L14" | IOSTANDARD = LVTTL | PULLUP;
NET "SW<2>" LOC = "H18" | IOSTANDARD = LVTTL | PULLUP;
NET "SW<3>" LOC = "N17" | IOSTANDARD = LVTTL | PULLUP ;
```