Objective

In this lab, a fast-adder circuit for two-opperand addition was designed called carry-lookahead addition. The design consists of using a combination of dataflow and structural Verilog. The designs were then simulated on the Xilinx ISE to check for correctness. The propagation delays for for a 4-bit and 16-bit carry-lookahead adder were also analyzed in order to compare to similar sized ripple-carry adders.

Design

Experiment 1

To start off the experiment, the following code was written for the most part as part of the prelab. A few modifications were made into order to function properly. The first three blocks of code are of the modules (generate-propagate-unit, carry-lookahead-unit, and summation-unit) used in Code Block 4 for the top level module carry-lookahead-4bit

Code Block 1: Generate Propagate Unit (4-Bit)

```
'timescale 1ns / 1ps
1
2
   module generate_propagate_unit(G, P, X, Y);
3
     // Ports are wires as we will use dataflow
     output wire [3:0] G, P;
4
     input wire [3:0] X, Y;
5
6
7
     // Generate Propagate Unit Logice
     assign G = X \& Y;
8
     assign P = X \hat{Y};
9
   endmodule
10
```

Code Block 2: Carry Lookahead Unit (4-Bit)

```
4
     output wire [4:1] C; // C4, C3, C2, C1
     input wire [3:0] G, P; // Generates and propagates
5
     input wire C0; // input carry
6
            // Carry Lookahead Unit Logic
7
     assign C[1] = G[0] | (P[0] \& C0);
8
9
     assign C[2] = G[1] \mid (P[1] \& G[0]) \mid (P[1] \& P[0] \& C0);
     assign C[3] = G[2] \mid (P[2] \& G[1]) \mid (P[2] \& P[1] \& G[0])
10
11
             | (P[2] \& P[1] \& P[0] \& C0);
12
     assign C[4] = G[3] \mid (P[3] \& G[2]) \mid (P[3] \& P[2] \& G[1])
13
             | (P[3] \& P[2] \& P[1] \& G[0]) | (P[3] \& P[2] \& P[1]
14
             & P[0] & C0);
15
   endmodule
```

Code Block 3: Summation Unit (4-Bit)

```
1
  'timescale 1ns / 1ps
2
  module summation_unit(S, P, C);
    // Ports are wires becasue we will use dataflow
3
4
    output wire [3:0] S; // sum vector
    input wire [3:0] P, C;
5
6
7
    // Summation Unit Logic
    assign S = P \hat{C};
8
  endmodule
9
```

Code Block 4: Top Level Carry Lookahead (4-Bit)

```
timescale 1ns / 1ps
module carry_lookahead_4bit(Cout, S, X, Y, Cin);

// Ports are wires because we are using structual

output wire Cout; // C4 for a 4-bit adder

output wire [3:0] S; // final 4-bit sum vector

input wire [3:0] X, Y; // the 4-bit addends
```

```
7
     input wire Cin; // input carry
8
     // Intermediete wires
9
     wire [3:0] G, P;
10
     wire [4:0] C;
11
12
     assign C[0] = Cin;
13
     // generate_propagate_unit(G, P, X, Y);
14
     generate_propagate_unit gpu(G, P, X, Y);
15
16
17
     // carry\_lookahead\_unit (C, G, P, C0);
     carry_lookahead_unit clu(C[4:1], G, P, Cin);
18
19
     // summation_unit (S, P, C);
20
     summation_unit su(S, P, C[3:0]);
21
22
     // Assign Cout to wire C
23
     assign Cout = C[4];
24
25
26
   endmodule
```

For the next part, gate delays were modified in the following modules.

Code Block 5: Generate Propagate Unit (4-Bit with Delay)

```
8 assign #2 G = X & Y;
9 assign #2 P = X ^ Y;
```

Code Block 6: Carry Lookahead Unit (4-Bit with Delay)

```
8 assign #2 C[1] = G[0] | (P[0] & C0);

9 assign #2 C[2] = G[1] | (P[1] & G[0]) | (P[1] & P[0] & C0);

10 assign #2 C[3] = G[2] | (P[2] & G[1]) | (P[2] & P[1] & G[0])

11 | (P[2] & P[1] & P[0] & C0);
```

```
12 assign #2 C[4] = G[3] | (P[3] & G[2]) | (P[3] & P[2] & G[1])

13 | (P[3] & P[2] & P[1] & G[0]) | (P[3] & P[2] & P[1]

14 & P[0] & C0);
```

Code Block 7: Summation Unit (4-Bit with Delay)

```
8 assign #2 S = P ^ C;
```

Experiment 2

In the next experiment, a block carry lookahead unit was designed. The module interface is as follows:

Code Block 8: Block Carry Lookahead Unit

```
'timescale 1ns / 1ps
1
   module block_carry_lookahead_unit(G_star, P_star, C, G, P, C0);
2
     // Ports are wires because we will use dataflow
3
     output wire G_star, P_star;
4
     output wire [3:1] C; // C3, C2, C1
5
6
     input wire [3:0] G, P;
     input wire C0; // Input carry
7
8
     // Block Carry Lookahead Unit Logic
9
     assign #2 G_{\text{star}} = G[3] \mid (P[3] \& G[2]) \mid (P[3] \& P[2] \& G[1])
10
11
        (P[3] \& P[2] \& P[1] \& G[0]);
12
     assign #2 P_{\text{star}} = P[3] \& P[2] \& P[1] \& P[0];
13
14
     assign #2 C[3] = G[2] | (P[2] & G[1]) | (P[2] & P[1] & G[0])
15
       | (P[2] \& P[1] \& P[0] \& C0);
16
17
     assign #2 C[2] = G[1] | (P[1] \& G[0]) | (P[1] \& P[0] \& C0);
18
19
     assign #2 C[1] = G[0] | (P[0] \& C0);
20
```

```
2122
```

endmodule

Next, the generate propegate unit and summation unit were modified in order to take in 15 bit wires as shown below. The gate delays were also removed.

Code Block 9: Generate Propagate Unit (16-Bit)

```
4    output wire [15:0] G, P;
5    input wire [15:0] X, Y;
```

Code Block 10: Summation Unit (16-Bit)

```
4    output wire [15:0] S; // sum vector
5    input wire [15:0] P, C;
```

Finally the past modules were implemented into a toplevel module for a 16-bit carry lookahead adder.

Code Block 11: 16-Bit Carry Lookahead Adder

```
'timescale 1ns / 1ps
1
2
   module carry_lookahead_16bit(Cout, S, X, Y, Cin);
3
     // Ports are wires as we will use structual
     output wire Cout; // C-16 for a 16-bit adder
4
     output wire [15:0] S; // final 16-bit sum vector
5
     input wire [15:0] X, Y; // the 16-bit addends
6
7
     input wire Cin;
8
9
     // Intermediate nets
     wire [16:0] C; // 17-bit carry vector
10
     wire [15:0] P, G; // 16 bit generate and propagate vectors
11
12
     wire [3:0] P<sub>star</sub>, G<sub>star</sub>; // block gens and props
13
     assign C[0] = Cin;
14
15
```

```
16
     // Instantiate Modules
      generate_propagate_unit gpu (G, P, X, Y);
17
18
      block_carry_lookahead_unit BLCAU0(
19
20
        .G_{star}(G_{star}[0])
        .P_{star} (P_{star} [0])
21
22
        .C(C[3:1]),
        .G (G[3:0]),
23
        .P(P[3:0]),
24
        .C0 (C[0])
25
26
        );
27
      block_carry_lookahead_unit BLCAU1(
28
        .G_{star}(G_{star}[1]),
29
30
        . P_star (P_star [1]),
        .C (C[7:5]),
31
        .G (G[7:4]),
32
        .P(P[7:4]),
33
        .C0 (C[4])
34
35
        );
36
      block_carry_lookahead_unit BLCAU2(
37
        .G_{star}(G_{star}[2]),
38
39
        . P_star (P_star [2]),
        .C (C[11:9]),
40
        .G (G[11:8]),
41
        .P(P[11:8]),
42
        .C0 (C[8])
43
44
        );
45
46
      block_carry_lookahead_unit BLCAU3(
```

```
47
        .G_{star} (G_{star}[3]),
        . P_star (P_star[3]),
48
        .C (C[15:13]),
49
50
        .G (G[15:12]),
        .P (P[15:12]),
51
        .C0 (C[12])
52
        );
53
54
      carry_lookahead_unit CLAU(
55
        .C (\{C[16], C[12], C[8], C[4]\}),
56
        .G (G<sub>-</sub>star),
57
        .P (P_star),
58
        .C0 (C[0])
59
        );
60
61
     summation\_unit su(S,P,C[15:0]);
62
63
     assign Cout = C[16];
64
65
   end module \\
```

Results

Experiment 1

Below is the waveform for the 4-Bit carry lookahead adder.




Figure 1: Full waveform

Below are the test results for the same module where all the tests results passed.




Figure 2: Experiment 1 Test Results

Below is the waveform with the gate delays added.




Figure 3: Difference 6ns

Experiment 2

Below is the first time the tests failed for 16 bit carry lookahead adder. The TEST_DELAY was set to 9 ns




Figure 4: Experiment 3 Failed Tests




Figure 5: Failed Waveform

Conclusion

In conclusion, I learned how faster adders than ones previously created are designed. This lab also allowed me to build upon my ability to create basic modules using both structural and dataflow Verilog. After creating a 4-Bit adder, I was able to create a 16-bit lookahead adder using and modifying previously created modules.

Questions

- 1. Include the source code with comments for all modules in lab. you do not have to include test bench code. Code without comments will not be accepted! *In report*
- 2. Include the simulation screenshots requested in the above experiments in addition to the corresponding test bench console output. *In report*
- 3. Answer all questions through the lab manual: If your calculations in the prelab are correct and you correctly added delays to your sub-modules, you should find that the computed delay matches the measure delay. Is

this the case? No they do not match. I believe the issue is with how gate delays were not assigned correctly.

- 4. How does the gate-count of the 16-bit carry-looahead adder compare to that of a ripple-carry adder of the same size.
- 5. How does the propagation delay of the 4-bit carry-lookahead adder compare to that of a ripple-carry adder of the same size. Similarly, how does the 16-bit carry-lookahead adder compare to that of a ripple-carry adder of the same size.

Student Feedback

- 1. What did you like most about the lab assignment and why? What did you like least about it and why? I liked building upon my knowledge of verilog.
- 2. Were there any section of the lab manual that were unclear? If so, what was unclear? Do you have any suggestions for improving the clarity? The lab was pretty clear
- 3. What suggestions do you have to improve the overall lab assignment? This was the easiest lab so far so I do not have any suggestions.