# Objective

The purpose of this lab is to further our knowledge of Verilog and circuit design by walking the student through the process of designing a combination lock. The lock is very similar to the locks found on high school lockers. After building and designing a 3 digit lock, the student will then have to implement a 4-digit lock by modifying the existing design.

## Design

#### Experiment 1

The first part of **Experiment 1** consisted of simulating the implemented design of the Finite State Machine (FSM) given below.




Figure 1: Rotary Combination-Lock State Diagram

Below is the Verilog code for the aforementioned Rotary Combination-Lock state diagram that was tested against the appropriate test bench.

#### Code Block 1: Combination Lock FSM

1 'timescale 1ns / 1ps

```
2
 3
   module combination_lock_fsm(output reg [2:0] state,
      output wire Locked, // asserted when locked
 4
      input wire Right, Left, // indicate direction
 5
      input wire [4:0] Count, // indicate position
6
7
      input wire Center, // the unlock button
     input wire \operatorname{Clk}, \operatorname{South} // \operatorname{clock} and \operatorname{reset}
8
9
      );
10
11
      parameter S0 = 3'b000,
12
                 S1 = 3'b001,
13
                 S2 = 3'b010,
                 S3 = 3'b011,
14
                               S4 = 3'b100,
15
16
17
      reg [2:0] nextState;
18
      always @(*) begin
19
        case (state)
20
21
          S0: begin
22
             if (Right)
23
                                         nextState = S1;
24
             else
25
               nextState = S0;
26
            end
          S1: begin
27
             if (Left)
28
                                         if(Count = 5'b01101)
29
30
                                                  nextState = S2;
                                         else
31
                                                  nextState = S0;
32
```

```
33
                               else
34
                                         nextState = S1;
35
            end
          S2: begin
36
37
             if (Right)
38
                                         if (Count = 5'b00111)
39
                                                  nextState = S3;
40
                                         else
41
                                                  nextState = S0;
42
                               else
43
                                         nextState = S2;
44
            end
45
          S3: begin
                               if (Left)
46
47
                                         if (Count = 5'b10001)
                                                  nextState = S4;
48
                                         else
49
                                                  nextState = S0;
50
                               else
51
52
                                         nextState = S3;
            end
53
                      S4: begin
54
             nextState = S4;
55
56
            end
57
                      default: begin
58
                               nextState = S0;
59
                      end
60
61
        endcase
62
     \quad \text{end} \quad
63
```

For the 2<sup>nd</sup> part of **Experiment 1**, the top level module was designed. The top level module is a 0-to-19 Up/Down Counter. This module keeps track of the position of the rotary knob located on the FBGA board. The module below was designed with behavioral Verilog and then tested against the appropriate test bench.

Code Block 2: Up/Down Counter

```
'timescale 1ns / 1ps
1
2
3
   module up_down_counter(
4
     output reg [4:0] Count,
     input wire Up, Down,
5
     input wire Clk, South
6
7
      );
8
     always @ (posedge Clk) begin
9
        if (South)
10
          Count \leq 0;
11
12
        else if (Up)
13
          begin
          if (Count = 19)
14
            Count \leq 0;
15
16
          else
17
            Count \leq Count +1;
```

```
18
           end
19
        else if (Down)
20
                       if (Count == 0)
21
                                Count \leq 19;
22
                       else
23
                                 Count \le Count - 1;
24
             end
25
   endmodule // up_{-}down_{-}counter
26
```

## Experiment 2

In the next part of the lab, the previously simulated modules were integrated with a given rotary encoder and LCD driver modules into a top-level module. The rotary combination lock module was set as the top level module. The other modules are as follows: "rotary\_combination\_lock.ucf" (the UCF for the top-level module), "synchronizer.v" (the synchronizer module for the asynchronous inputs), "lcd\_driver.v" (the driver module for the character LCD screen), and "rotary\_encoder\_module.v" (the quadrature decoding module). These modules are below.

Code Block 3: Rotary Combination Lock Top Level Module

```
/* This is the top-level module for our digital *
1
2
    *rotary\ combination-lock\ based\ on\ the\ diagram\ *
    *provide in the lab manual
3
                                                       */
4
   module rotary_combination_lock(
5
       /*LCD interface wires make up our output!*/
6
       output wire LCD_E, LCD_RW, LCD_RS,
7
       output wire [3:0] SF<sub>D</sub>,
8
       /*Let's output state for debugging!*/
9
       output wire [2:0] J1,
10
       input Clk,
11
       /* the buttons and rotary encoder outputs*
12
```

```
13
         *provide input to our top-level circuit*/
14
       input Center,
       input South,
15
16
       input wire rotA, rotB
17
   );
18
       /*intermediate nets*/
19
20
       wire CenterSync, SouthSync;
21
       wire Right, Left;
22
       wire Locked;
23
       wire [4:0] Count;
24
       /*synchronize button inputs*/
25
        synchronizer syncA(CenterSync, Center, Clk);
26
27
        synchronizer syncB(SouthSync, South, Clk);
28
       /*wire up rotary encoder module*/
29
        rotary_encoder_module U0(
30
             . Left (Left),
31
32
             . Right (Right),
             . Clk (Clk),
33
             . rotA(rotA),
34
             .rotB(rotB)
35
36
        );
37
       /*wire up combination lock FSM*/
38
        combination_lock_fsm U1(
39
             . Locked (Locked),
40
41
             . Right (Right),
42
             . state (J1),
43
             . Left (Left),
```

```
44
              . Center (CenterSync),
              . Clk (Clk),
45
              . South (SouthSync),
46
              . Count (Count)
47
        );
48
49
        /*instantiate up down counter*/
50
        up_down_counter U2(
51
52
             . Count (Count),
53
             .Up (Left),
54
             .Down(Right),
             . Clk (Clk),
55
             . South (South)
56
        );
57
58
        /*hook up LCD driver*/
59
60
        lcd_driver U3(Clk, South, Count, Locked, SF_D, LCD_E, LCD_RS, LCD_RW);
61
   endmodule
62
```

#### Code Block 4: Rotary Combination Lock UCF File

```
#push buttons
  NET "South" LOC = "K17"
                            | IOSTANDARD = LVTTL | PULLDOWN ;
  NET "Center" LOC = "V16" | IOSTANDARD = LVTTL | PULLDOWN ;
3
4
5
  #rotary encoder
  NET "rotA" LOC = "K18" | IOSTANDARD = LVTTL | PULLUP ;
6
   NET "rotB" LOC = "G18" | IOSTANDARD = LVTTL | PULLUP ;
7
8
9
  #J1 connector for debugging!
10 NET "J1<0>" LOC = "B4" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 6 ;
```

```
NET "J1<1>" LOC = "A4" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 6 ;
  NET "J1<2>" LOC = "D5" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 6 ;
12
13
  #Clock
14
  NET "Clk" LOC = "C9"
15
16
  NET "Clk" PERIOD = 20.0 \,\mathrm{ns} HIGH 40\%;
17
   #LCD interface signals
18
  NET "LCD_E" LOC = "M18" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW
19
  NET "LCD_RS" LOC = "L18" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW
20
  NET "LCD_RW" LOC = "L17" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW
21
22
   # The LCD four-bit data interface is shared with the StrataFlash
  NET "SF_D[0]" LOC = "R15" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOV
23
   NET "SF_D[1]" LOC = "R16" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOV
24
  NET "SF_D[2]" LOC = "P17" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOV
25
  NET "SF_D[3]" LOC = "M15" | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOV
26
```

### Code Block 5: Synchronizer Module

```
/* This module provides the synchronization
1
2
    *necessary to prevent metastability when
3
    *transitioning from an asynchronous to a
4
    *synchronous domain. In other words, when
    *we\ bring\ an\ input\ signal\ in\ from\ the\ FPGA
5
    *board into a clocked domain, we must do
6
    *this buffering!
7
                                                    */
8
   module synchronizer (
9
        output wire OutSignal,
10
        input wire InSignal,
11
12
        input wire Clk
13
   );
```

```
14
         /* intermediate nets*/
15
16
         reg buff0, buff1, buff2;
17
18
         always@(posedge Clk)
19
                 begin
                    buff0 <= InSignal;
20
                    buff1 <= buff0;
21
22
                    buff2 \le buff1;
23
                end
24
25
         assign OutSignal = buff2;
26
27
   endmodule
```

#### Code Block 6: LCD Driver Module

```
1
   'timescale 1ns / 1ps
   /* this module generates the interface signal necessary to*
2
    *communicate with the character LCD on the Spartan 3e
3
    *This code was modified from earlier semesters of 248
4
5
   module lcd_driver(clk, reset, Position, Locked, SF_D, LCD_E, LCD_RS, LCD_RV
   input [4:0] Position; //position of rotary knob
   input Locked; //output of rotary combination FSM
8
   input clk , reset ;
9
10
   /*needed at end of code to construct display output*/
11
   reg [63:0] status_ascii; //8 characters for LOCKED or UNLOCKED
12
   reg [15:0] count_ascii; //2 characters for decimal value of count
13
14
15 | /* This is shitty code but I don't have time to fix it right now. | . . */
```

```
output [3:0] SF_D;
16
17
  | \mathbf{reg} [3:0] \text{ SF}_D = 4' d0;
   output LCD_E, LCD_RS, LCD_RW;
18
   reg LCD_E=1'b0;
19
20
   reg LCD_RS=1'b0;
21
   reg LCD_RW=1'b0;
22
   reg [20:0] count = 21'd0;
23
   reg [7:0] d=8'd0;
24
   wire [255:0] display_data;
25
26
   //Sequential Logic to generate Timing
27
   always @ (posedge clk)
28
   begin
   case (reset)
29
30
   1'b1:
31
   begin
            count \ll count + 21'd1;
32
            if ((count = 21'd750000) & (d==8'd0))
33
            begin
34
35
                     d \le d + 8'd1;
                     count <= 21'd0;
36
37
                     SF_D \le 4'b0011;
                     LCD_E \le 1'b1;
38
39
            end
            if ((count = 21'd20) \&\& (d==8'd1))
40
            begin
41
                     d \le d + 8'd1;
42
                     count <= 21'd0;
43
44
                     SF_D \le 4'b0000;
45
                     LCD_E \le 1'b0;
46
            end
```

```
47
            if ((count == 21'd205000) && (d==8'd2))
48
            begin
49
                     d \le d + 8'd1;
50
                     count <= 21'd0;
51
                     SF_D \le 4'b0011;
52
                     LCD_E \le 1'b1;
53
            end
54
            if ((count = 21'd20) \&\& (d==8'd3))
55
            begin
56
                     d \le d + 8'd1;
57
                     count <= 21'd0;
58
                     SF_D \le 4'b0000;
59
                     LCD_E \le 1'b0;
            end
60
            if ((count = 21'd5000) &&(d==8'd4))
61
            begin
62
                     d \le d + 8'd1;
63
                     count \ll 21'd0;
64
                     SF_D \le 4'b0011;
65
66
                     LCD_E \ll 1'b1;
67
            end
            if ((count = 21'd20) \&\& (d==8'd5))
68
69
            begin
70
                     d \le d + 8'd1;
71
                     count \ll 21'd0;
                     SF_D \le 4'b0000;
72
                     LCD_E \le 1'b0;
73
74
            end
75
            if ((count = 21'd2200) \&\& (d==8'd6))
76
            begin
                     d \le d + 8'd1;
77
```

```
78
                      count <= 21'd0;
79
                      SF_D \le 4'b0010;
                      LCD_E \leftarrow 1'b1;
80
             end
81
82
             if ((count = 21'd20) & (d==8'd7))
83
             begin
84
                      d \le d + 8'd1;
85
                      count <= 21'd0;
86
                      SF_D \le 4'b0000;
87
                      LCD_E \le 1'b0;
88
             end
89
             //DISPLAY CONFIG
90
             //Function Set Command
             if ((count = 21'd2200) & (d==8'd8))
91
92
             begin
93
                      d \le d + 8'd1;
                      count <= 21'd0;
94
                      SF_D \le 4'b0010;
95
                      LCD_E \le 1'b1;
96
97
             end
             if ((count = 21'd20) & (d==8'd9))
98
99
             begin
100
                      d \le d + 8'd1;
101
                      count \ll 21'd0;
                      SF_D \le 4'b0000;
102
103
                      LCD_E \le 1'b0;
104
             end
105
             if ((count = 21'd60) \&\& (d==8'd10))
106
             begin
107
                      d \le d + 8'd1;
                      count <= 21'd0;
108
```

```
109
                      SF_D \le 4'b1000;
110
                      LCD_E \le 1'b1;
111
             end
             if ((count = 21'd20) & (d==8'd11))
112
113
             begin
114
                      d \le d + 8'd1;
115
                      count <= 21'd0;
116
                      SF_D \le 4'b0000;
117
                      LCD_E \ll 1'b0;
118
             end
119
             //Entry Mode Set Command
             if ((count = 21'd2200) \& (d==8'd12))
120
121
             begin
122
                      d \le d + 8'd1;
123
                      count \ll 21'd0;
                      SF_D \le 4'b0000;
124
                      LCD_E \leftarrow 1'b1;
125
126
             end
             if ((count = 21'd20) \&\& (d==8'd13))
127
128
             begin
                      d \le d + 8'd1;
129
                      count <= 21'd0;
130
131
                      SF_D \le 4'b0000;
132
                      LCD_E \le 1'b0;
133
             end
             if ((count = 21'd60) \&\& (d==8'd14))
134
135
             begin
                      d \le d + 8'd1;
136
137
                      count <= 21'd0;
                      SF_D \le 4'b0110;
138
                      LCD_E \le 1'b1;
139
```

```
140
             end
141
             if ((count = 21'd20) \&\& (d==8'd15))
142
             begin
143
                      d \le d + 8'd1;
144
                      count <= 21'd0;
145
                      SF_D \le 4'b0000;
146
                      LCD_{-}E \le 1'b0;
147
             end
148
             //Display ON/OFF command
149
             if ((count = 21'd2200) & (d==8'd16))
150
             begin
151
                      d \le d + 8'd1;
152
                      count <= 21'd0;
153
                      SF_D \le 4'b0000;
154
                      LCD_E \le 1'b1;
155
             end
             if ((count = 21'd20) \&\& (d==8'd17))
156
             begin
157
                      d \le d + 8'd1;
158
159
                      count <= 21'd0;
                      SF_D \le 4'b0000;
160
                      LCD_E \le 1'b0;
161
162
             end
163
             if ((count = 21'd60) \&\& (d==8'd18))
164
             begin
                      d \le d + 8'd1;
165
                      count <= 21'd0;
166
                      SF_D \le 4'b1111;
167
168
                      LCD_E \le 1'b1;
169
             end
             if ((count = 21'd20) \& (d=8'd19))
170
```

```
171
             begin
172
                      d \le d + 8'd1;
                      count <= 21'd0;
173
174
                      SF_D \le 4'b0000;
175
                      LCD_E \le 1'b0;
176
             end
177
             //Clear Display
178
             if ((count = 21'd2200) & (d==8'd20))
179
             begin
180
                      d \le d + 8'd1;
181
                      count <= 21'd0;
182
                      SF_D \le 4'b0000;
183
                      LCD_E \le 1'b1;
184
             end
185
             if ((count = 21'd20) & (d==8'd21))
186
             begin
                      d \le d + 8'd1;
187
                      count <= 21'd0;
188
                      SF_D \le 4'b0000;
189
190
                      LCD_E \ll 1'b0;
             end
191
             if ((count = 21'd60) \&\& (d==8'd22))
192
193
             begin
194
                      d \le d + 8'd1;
195
                      count <= 21'd0;
196
                      SF_D \le 4'b0001;
197
                      LCD_E \le 1'b1;
198
             end
199
             if ((count = 21'd20) \&\& (d==8'd23))
200
             begin
                      d \le d + 8'd1;
201
```

```
202
                      count <= 21'd0;
203
                      SF_D \le 4'b0000;
                      LCD_E \leftarrow 1'b0;
204
205
             end
206
             if ((count = 21'd80000) & (d==8'd24))
207
             begin
                      d \le d + 8'd1;
208
209
                      count <= 21'd0;
210
                      SF_D \le 4'b0000;
211
                      LCD_E \le 1'b0;
212
             end
213
    end
214
215
    1 'b0:
216
    begin
217
             count \ll count + 21'd1;
218
             //Write Address and Data
             //Write Initial Address
219
             if ((count = 21'd2000) & (d==8'd25))
220
221
             begin
                      d \le d + 8'd1;
222
223
                      count <= 21'd0;
224
                      SF_D \le 4'b1000;
225
                      LCD_E \le 1'b1;
226
                      LCD_RS \le 1'b0;
227
                      LCDRW \le 1'b0;
228
             end
229
             if ((count = 21'd20) \&\& (d==8'd26))
230
             begin
231
                      d \le d + 8'd1;
232
                      count <= 21'd0;
```

```
233
                      SF_D \le 4'b0000;
234
                      LCD_E \le 1'b0;
235
                      LCD_RS \le 1'b0;
236
                      LCDRW \le 1'b0;
237
             end
238
             if ((count = 21'd60) \&\& (d==8'd27))
239
             begin
240
                      d \le d + 8'd1;
241
                      count <= 21'd0;
242
                      SF_D \le 4'b0000;
243
                      LCD_E \ll 1'b1;
244
                      LCD_RS \le 1'b0;
245
                      LCDRW <=1'b0;
246
             end
247
             if ((count = 21'd20) \& (d==8'd28))
248
             begin
                      d \le d + 8'd1;
249
250
                      count \ll 21'd0;
                      SF_D \le 4'b0000;
251
252
                      LCD_E \ll 1'b0;
             end
253
             //Write Data=1 on each first space
254
             if ((count = 21'd2200) \& (d==8'd29))
255
256
             begin
257
                      d \le d + 8'd1;
258
                      count \ll 21'd0;
259
                      SF_D \ll display_data[255:252];
260
                      LCD_E \le 1'b1;
261
                      LCD_RS \le 1'b1;
262
                      LCDRW \le 1'b0;
263
```

```
264
             end
265
             if ((count = 21'd20) \&\& (d==8'd30))
266
             begin
267
                      d \le d + 8'd1;
268
                      count <= 21'd0;
269
                      SF_D \le 4'b0000;
270
                      LCD_{-}E \le 1'b0;
271
             end
272
             if ((count = 21'd60) \&\& (d==8'd31))
273
             begin
                      d \le d + 8'd1;
274
275
                      count \ll 21'd0;
276
                      SF_D \ll display_data[251:248];
277
                      LCD_E \le 1'b1;
278
                      LCD_RS \le 1'b1;
279
                      LCDRW \le 1'b0;
280
             end
             if ((count = 21'd20) \&\& (d==8'd32))
281
282
             begin
283
                      d \le d + 8'd1;
                      count <= 21'd0;
284
                      SF_D \le 4'b0000;
285
286
                      LCD_E \ll 1'b0;
287
             end
288
             //Data=2
             if ((count = 21'd2200) \& (d==8'd33))
289
290
             begin
                      d \le d + 8'd1;
291
292
                      count <= 21'd0;
293
                      SF_D \ll display_data[247:244];
294
                      LCD_E \le 1'b1;
```

```
295
                      LCD_RS \le 1'b1;
296
                      LCDRW \le 1'b0;
297
298
             end
299
             if ((count = 21'd20) & (d==8'd34))
300
             begin
                      d \le d + 8'd1;
301
302
                      count <= 21'd0;
303
                      SF_D \le 4'b0000;
304
                      LCD_E \ll 1'b0;
305
             end
306
             if ((count = 21'd60) \&\& (d==8'd35))
307
             begin
308
                      d \le d + 8'd1;
309
                      count <= 21'd0;
310
                      SF_D \ll display_data[243:240];
311
                      LCD_E \le 1'b1;
312
                      LCD_RS \ll 1'b1;
                      LCDRW \le 1'b0;
313
314
             end
             if ((count = 21'd20) \&\& (d==8'd36))
315
316
             begin
317
                      d \le d + 8'd1;
318
                      count \ll 21'd0;
319
                      SF_D \le 4'b0000;
320
                      LCD_E \le 1'b0;
             end
321
322
             //Data=3
323
             if ((count = 21'd2200) \& (d==8'd37))
324
             begin
                      d \le d + 8'd1;
325
```

```
326
                      count <= 21'd0;
327
                      SF_D <= display_data[239:236];
328
                      LCD_E \le 1'b1;
329
                      LCD\_RS \le 1'b1;
330
                      LCDRW \le 1'b0;
331
332
             end
333
             if ((count = 21'd20) \&\& (d==8'd38))
334
             begin
335
                      d \le d + 8'd1;
336
                      count <= 21'd0;
337
                      SF_D \le 4'b0000;
338
                      LCD_E \le 1'b0;
339
             end
340
             if ((count = 21'd60) & (d==8'd39))
341
             begin
                      d \le d + 8'd1;
342
343
                      count \ll 21'd0;
                      SF_D <= display_data[235:232];
344
345
                      LCD_E \le 1'b1;
                      LCD_RS \le 1'b1;
346
                      LCDRW \le 1'b0;
347
348
             end
349
             if ((count = 21'd20) \&\& (d==8'd40))
350
             begin
                      d \le d + 8'd1;
351
352
                      count \ll 21'd0;
                      SF_D \le 4'b0000;
353
354
                      LCD_E \le 1'b0;
355
             end
             //Data=4
356
```

```
357
             if ((count = 21'd2200) & (d==8'd41))
358
             begin
359
                      d \le d + 8'd1;
360
                      count <= 21'd0;
361
                      SF_D <= display_data[231:228];
362
                      LCD_E \le 1'b1;
363
                      LCD_RS \le 1'b1;
364
                      LCDRW \le 1'b0;
365
366
             end
367
             if ((count = 21'd20) \&\& (d==8'd42))
368
             begin
369
                      d \le d + 8'd1;
370
                      count \ll 21'd0;
371
                      SF_D \le 4'b0000;
372
                      LCD_E \ll 1'b0;
373
             end
             if ((count = 21'd60) \&\& (d==8'd43))
374
             begin
375
376
                      d \le d + 8'd1;
                      count <= 21'd0;
377
                      SF_D \ll display_data[227:224];
378
379
                      LCD_E \ll 1'b1;
380
                      LCD_RS \ll 1'b1;
381
                      LCDRW \le 1'b0;
382
             end
             if ((count = 21'd20) \&\& (d==8'd44))
383
             begin
384
                      d \le d + 8'd1;
385
386
                      count <= 21'd0;
387
                      SF_D \le 4'b0000;
```

```
388
                      LCD_E \le 1'b0;
389
             end
390
             //Data=5
             if ((count = 21'd2200) \& (d=8'd45))
391
392
             begin
393
                      d \le d + 8'd1;
394
                      count <= 21'd0;
395
                      SF_D \ll display_data[223:220];
396
                      LCD_E \ll 1'b1;
397
                      LCD_RS \le 1'b1;
398
                      LCDRW \le 1'b0;
399
400
             end
401
             if ((count = 21'd20) & (d==8'd46))
402
             begin
403
                      d \le d + 8'd1;
404
                      count \ll 21'd0;
                      SF_D \le 4'b0000;
405
                      LCD_E \ll 1'b0;
406
407
             end
             if ((count = 21'd60) \& (d=8'd47))
408
409
             begin
410
                      d \le d + 8'd1;
411
                      count <= 21'd0;
412
                      SF_D \ll display_data[219:216];
413
                      LCD_E \le 1'b1;
414
                      LCD_RS \ll 1'b1;
                      LCDRW \le 1'b0;
415
416
             end
             if ((count = 21'd20) \&\& (d==8'd48))
417
             begin
418
```

```
419
                      d \le d + 8'd1;
420
                      count <= 21'd0;
421
                      SF_D \le 4'b0000;
422
                      LCD_E \le 1'b0;
423
             end
424
             //Data=6
425
             if ((count = 21'd2200) & (d==8'd49))
426
             begin
427
                      d \le d + 8'd1;
428
                      count <= 21'd0;
429
                      SF_D \ll display_data[215:212];
430
                      LCD_E \le 1'b1;
431
                      LCD_RS \le 1'b1;
432
                      LCDRW \le 1'b0;
433
434
             end
             if ((count = 21'd20) \&\& (d==8'd50))
435
436
             begin
                      d \le d + 8'd1;
437
438
                      count <= 21'd0;
                      SF_D \le 4'b0000;
439
                      LCD_E \le 1'b0;
440
441
             end
442
             if ((count = 21'd60) & (d==8'd51))
443
             begin
                      d \le d + 8'd1;
444
445
                      count \ll 21'd0;
                      SF_D <= display_data[211:208];
446
447
                      LCD_E \le 1'b1;
                      LCD_RS \le 1'b1;
448
449
                      LCDRW \le 1'b0;
```

```
450
             end
             if ((count = 21'd20) \&\& (d==8'd52))
451
452
             begin
453
                      d \le d + 8'd1;
454
                      count <= 21'd0;
455
                      SF_D \le 4'b0000;
456
                      LCD_{-}E \le 1'b0;
457
             end
458
             //Data=7
459
             if ((count = 21'd2200) & (d==8'd53))
460
             begin
461
                      d \le d + 8'd1;
462
                      count \ll 21'd0;
463
                      SF_D \ll display_data[207:204];
464
                      LCD_E \le 1'b1;
465
                      LCD_RS \ll 1'b1;
466
                      LCDRW \le 1'b0;
467
468
             end
469
             if ((count = 21'd20) \&\& (d==8'd54))
470
             begin
                      d \ll d + 8'd1;
471
472
                      count <= 21'd0;
473
                      SF_D \le 4'b0000;
474
                      LCD_E \ll 1'b0;
475
             end
             if ((count = 21'd60) \&\& (d==8'd55))
476
             begin
477
478
                      d \le d + 8'd1;
479
                      count <= 21'd0;
480
                      SF_D \ll display_data[203:200];
```

```
481
                      LCD_E \le 1'b1;
482
                      LCD_RS \le 1'b1;
483
                      LCDRW \le 1'b0;
484
             end
485
             if ((count = 21'd20) \&\& (d==8'd56))
486
             begin
487
                      d \le d + 8'd1;
488
                      count <= 21'd0;
489
                      SF_D \le 4'b0000;
490
                      LCD_E \ll 1'b0;
491
             end
492
             //Data=8
493
             if ((count = 21'd2200) \& (d==8'd57))
494
             begin
495
                      d \le d + 8'd1;
496
                      count <= 21'd0;
497
                      SF_D \ll display_data[199:196];
498
                      LCD_E \le 1'b1;
499
                      LCD_RS \le 1'b1;
500
                      LCDRW \le 1'b0;
501
502
             end
             if ((count = 21'd20) \&\& (d==8'd58))
503
504
             begin
505
                      d \le d + 8'd1;
506
                      count \ll 21'd0;
                      SF_D \le 4'b0000;
507
508
                      LCD_E \ll 1'b0;
509
             end
             if ((count = 21'd60) \&\& (d==8'd59))
510
             begin
511
```

```
512
                      d \le d + 8'd1;
513
                      count <= 21'd0;
514
                      SF_D <= display_data[195:192];
515
                      LCD_E \le 1'b1;
516
                      LCD_RS \le 1'b1;
517
                      LCDRW \le 1'b0;
518
             end
519
             if ((count = 21'd20) \&\& (d==8'd60))
520
             begin
521
                      d \le d + 8'd1;
522
                      count <= 21'd0;
523
                      SF_D \le 4'b0000;
524
                      LCD_E \le 1'b0;
525
             end
526
             //Data=9
527
             if ((count = 21'd2200) & (d==8'd61))
528
             begin
                      d \le d + 8'd1;
529
                      count <= 21'd0;
530
531
                      SF_D <= display_data[191:188];
                      LCD_E \ll 1'b1;
532
                      LCD_RS \le 1'b1;
533
534
                      LCDRW \le 1'b0;
535
536
             end
             if ((count = 21'd20) \&\& (d==8'd62))
537
538
             begin
                      d \le d + 8'd1;
539
540
                      count <= 21'd0;
541
                      SF_D \le 4'b0000;
                      LCD_E \le 1'b0;
542
```

```
543
             end
544
             if ((count = 21'd60) \&\& (d==8'd63))
545
             begin
                      d \le d + 8'd1;
546
547
                      count <= 21'd0;
548
                      SF_D <= display_data[187:184];
549
                      LCD_{-}E \le 1'b1;
550
                      LCD_RS \le 1'b1;
551
                      LCDRW \le 1'b0;
552
             end
553
             if ((count = 21'd20) \&\& (d==8'd64))
554
             begin
555
                      d \le d + 8'd1;
556
                      count \ll 21'd0;
557
                      SF_D \le 4'b0000;
558
                      LCD_E \le 1'b0;
559
             end
             //Data=10
560
             if ((count = 21'd2200) & (d==8'd65))
561
562
             begin
                      d \le d + 8'd1;
563
                      count <= 21'd0;
564
565
                      SF_D \le display_data[183:180];
566
                      LCD_E \ll 1'b1;
567
                      LCD_RS \ll 1'b1;
568
                      LCDRW \le 1'b0;
569
570
             end
571
             if ((count = 21'd20) \&\& (d==8'd66))
572
             begin
                      d \le d + 8'd1;
573
```

```
574
                      count <= 21'd0;
575
                      SF_D \le 4'b0000;
576
                      LCD_E \le 1'b0;
577
             end
578
             if ((count = 21'd60) \&\& (d==8'd67))
579
             begin
580
                      d \le d + 8'd1;
581
                      count <= 21'd0;
582
                      SF_D \ll display_data[179:176];
583
                      LCD_E \ll 1'b1;
584
                      LCD_RS \le 1'b1;
585
                      LCDRW \le 1'b0;
586
             end
587
             if ((count = 21'd20) \&\& (d==8'd68))
588
             begin
589
                      d \le d + 8'd1;
590
                      count \ll 21'd0;
                      SF_D \le 4'b0000;
591
592
                      LCD_E \ll 1'b0;
593
             end
             //Data=11
594
             if ((count = 21'd2200) & (d==8'd69))
595
596
             begin
597
                      d \le d + 8'd1;
598
                      count <= 21'd0;
599
                      SF_D \ll display_data[175:172];
600
                      LCD_E \le 1'b1;
601
                      LCD_RS \le 1'b1;
602
                      LCDRW \le 1'b0;
603
604
             end
```

```
605
             if ((count = 21'd20) \&\& (d==8'd70))
606
             begin
607
                      d \le d + 8'd1;
608
                      count <= 21'd0;
609
                      SF_D \le 4'b0000;
610
                      LCD_E \le 1'b0;
611
             end
612
             if ((count = 21'd60) \& (d==8'd71))
613
             begin
614
                      d \le d + 8'd1;
615
                      count <= 21'd0;
616
                      SF_D \ll display_data[171:168];
617
                      LCD_E \le 1'b1;
618
                      LCD_RS \le 1'b1;
619
                      LCDRW \le 1'b0;
620
             end
             if ((count = 21'd20) \&\& (d==8'd72))
621
622
             begin
623
                      d \le d + 8'd1;
624
                      count <= 21'd0;
                      SF_D \le 4'b0000;
625
                      LCD_E \leftarrow 1'b0;
626
627
             end
628
             //Data=12
             if ((count = 21'd2200) & (d=8'd73))
629
630
             begin
                      d \le d + 8'd1;
631
632
                      count <= 21'd0;
633
                      SF_D \ll display_data[167:164];
634
                      LCD_E \le 1'b1;
                      LCD_RS \le 1'b1;
635
```

```
636
                      LCDRW \le 1'b0;
637
638
             end
             if ((count = 21'd20) & (d=8'd74))
639
640
             begin
641
                      d \le d + 8'd1;
                      count <= 21'd0;
642
643
                      SF_D \le 4'b0000;
644
                      LCD_E \ll 1'b0;
645
             end
646
             if ((count = 21'd60) \&\& (d==8'd75))
647
             begin
648
                      d \le d + 8'd1;
649
                      count <= 21'd0;
650
                      SF_D \ll display_data[163:160];
651
                      LCD_E \le 1'b1;
                      LCD_RS \le 1'b1;
652
                      LCDRW \le 1'b0;
653
654
             end
655
             if ((count = 21'd20) \&\& (d==8'd76))
             begin
656
                      d \le d + 8'd1;
657
658
                      count <= 21'd0;
659
                      SF_D \le 4'b0000;
660
                      LCD_E \ll 1'b0;
661
             end
             //Data=13
662
663
             if ((count = 21'd2200) & (d=8'd77))
664
             begin
665
                      d \le d + 8'd1;
                      count <= 21'd0;
666
```

```
667
                      SF_D <= display_data[159:156];
668
                      LCD_E \le 1'b1;
669
                      LCD_RS \le 1'b1;
670
                      LCDRW \le 1'b0;
671
672
             end
673
             if ((count = 21'd20) \& (d==8'd78))
674
             begin
675
                      d \le d + 8'd1;
676
                      count <= 21'd0;
677
                      SF_D \le 4'b0000;
678
                      LCD_E \le 1'b0;
679
             end
             if ((count = 21'd60) \&\& (d==8'd79))
680
681
             begin
682
                      d \le d + 8'd1;
                      count <= 21'd0;
683
                      SF_D \ll display_data[155:152];
684
                      LCD_E \le 1'b1;
685
686
                      LCD_RS \le 1'b1;
687
                      LCDRW \le 1'b0;
688
             end
             if ((count = 21'd20) \&\& (d==8'd80))
689
690
             begin
691
                      d \le d + 8'd1;
692
                      count \ll 21'd0;
693
                      SF_D \le 4'b0000;
694
                      LCD_E \leftarrow 1'b0;
695
             end
696
             //Data=14
697
             if ((count = 21'd2200) & (d==8'd81))
```

```
698
             begin
699
                      d \le d + 8'd1;
700
                      count <= 21'd0;
701
                      SF_D \ll display_data[151:148];
702
                      LCD_E \le 1'b1;
703
                      LCD_RS \le 1'b1;
704
                      LCDRW \le 1'b0;
705
706
             end
707
             if ((count = 21'd20) \&\& (d==8'd82))
708
             begin
709
                      d \le d + 8'd1;
710
                      count \ll 21'd0;
711
                      SF_D \le 4'b0000;
712
                      LCD_E \le 1'b0;
713
             end
714
             if ((count = 21'd60) \&\& (d==8'd83))
             begin
715
                      d \le d + 8'd1;
716
717
                      count <= 21'd0;
                      SF_D \le display_data[147:144];
718
719
                      LCD_E \ll 1'b1;
720
                      LCD_RS \ll 1'b1;
721
                      LCDRW \le 1'b0;
722
             end
723
             if ((count = 21'd20) \&\& (d==8'd84))
724
             begin
725
                      d \le d + 8'd1;
726
                      count <= 21'd0;
727
                      SF_D \le 4'b0000;
728
                      LCD_E \le 1'b0;
```

```
729
             end
730
             //Data=15
731
             if ((count = 21'd2200) \& (d==8'd85))
732
             begin
733
                      d \le d + 8'd1;
734
                      count <= 21'd0;
735
                      SF_D \le display_data[143:140];
736
                      LCD_E \le 1'b1;
737
                      LCD_RS \le 1'b1;
738
                      LCDRW \le 1'b0;
739
740
             end
741
             if ((count = 21'd20) \&\& (d==8'd86))
742
             begin
743
                      d \le d + 8'd1;
744
                      count \ll 21'd0;
                      SF_D \le 4'b0000;
745
                      LCD_E \leftarrow 1'b0;
746
747
             end
748
             if ((count = 21'd60) \&\& (d==8'd87))
749
             begin
                      d \le d + 8'd1;
750
751
                      count <= 21'd0;
752
                      SF_D \ll display_data[139:136];
753
                      LCD_E \ll 1'b1;
754
                      LCD_RS \ll 1'b1;
755
                      LCDRW \le 1'b0;
756
             end
757
             if ((count = 21'd20) \&\& (d==8'd88))
             begin
758
                      d \le d + 8'd1;
759
```

```
760
                      count <= 21'd0;
761
                      SF_D \le 4'b0000;
762
                      LCD_E \le 1'b0;
763
             end
764
             //Data=16
765
             if ((count = 21'd2200) \& (d==8'd89))
766
             begin
767
                      d \le d + 8'd1;
768
                      count <= 21'd0;
769
                      SF_D <= display_data[135:132];
770
                      LCD_E \ll 1'b1;
771
                      LCD_RS \le 1'b1;
772
                      LCDRW \le 1'b0;
773
774
             end
             if ((count = 21'd20) \& (d==8'd90))
775
776
             begin
777
                      d \le d + 8'd1;
                      count <= 21'd0;
778
779
                      SF_D \le 4'b0000;
780
                      LCD_E \leftarrow 1'b0;
781
             end
             if ((count = 21'd60) \&\& (d==8'd91))
782
783
             begin
784
                      d \le d + 8'd1;
785
                      count <= 21'd0;
786
                      SF_D \ll display_data[131:128];
787
                      LCD_E \le 1'b1;
788
                      LCD_RS \le 1'b1;
789
                      LCDRW \le 1'b0;
790
             end
```

```
791
             if ((count = 21'd20) & (d==8'd92))
792
             begin
793
                      d \le d + 8'd1;
794
                      count <= 21'd0;
795
                      SF_D \le 4'b0000;
796
                      LCD_E \le 1'b0;
797
             end
798
             //Write 2nd Line Initial Address
799
             if ((count = 21'd2000) & (d==8'd93))
800
             begin
                      d \le d + 8'd1;
801
802
                      count <= 21'd0;
803
                      SF_D \le 4'b1100;
804
                      LCD_E \le 1'b1;
805
                      LCD_RS \le 1'b0;
806
                      LCDRW \le 1'b0;
807
             end
             if ((count = 21'd20) \&\& (d==8'd94))
808
809
             begin
810
                      d \le d + 8'd1;
                      count <= 21'd0;
811
                      SF_D \le 4'b0000;
812
813
                      LCD_E \le 1'b0;
814
             end
             if ((count = 21'd60) \&\& (d==8'd95))
815
816
             begin
817
                      d \le d + 8'd1;
                      count <= 21'd0;
818
819
                      SF_D \le 4'b0000;
820
                      LCD_E \le 1'b1;
821
                      LCD_RS \ll 1'b0;
```

```
822
                      LCDRW \le 1'b0;
823
             end
             if ((count = 21'd20) & (d=8'd96))
824
825
             begin
826
                      d \le d + 8'd1;
827
                      count <= 21'd0;
828
                      SF_D \le 4'b0000;
829
                      LCD_E \leq 1'b0;
830
             end
831
             ///Data=17
832
             if ((count = 21'd2200) \& (d==8'd97))
833
             begin
834
                      d \le d + 8'd1;
835
                      count <= 21'd0;
836
                      SF_D \ll display_data[127:124];
837
                      LCD_E \le 1'b1;
838
                      LCD_RS \ll 1'b1;
                      LCDRW \le 1'b0;
839
840
841
             end
             if ((count = 21'd20) \&\& (d==8'd98))
842
             begin
843
844
                      d \le d + 8'd1;
845
                      count \ll 21'd0;
846
                      SF_D \le 4'b0000;
847
                      LCD_E \le 1'b0;
848
             end
             if ((count = 21'd60) \&\& (d==8'd99))
849
850
             begin
                      d \le d + 8'd1;
851
                      count <= 21'd0;
852
```

```
853
                      SF_D \le display_data[123:120];
854
                      LCD_E \le 1'b1;
855
                      LCD_RS \le 1'b1;
856
                      LCDRW \le 1'b0;
857
             end
858
             if ((count = 21'd20) \&\& (d==8'd100))
859
             begin
860
                      d \le d + 8'd1;
861
                      count <= 21'd0;
862
                      SF_D \le 4'b0000;
863
                      LCD_E \ll 1'b0;
864
             end
865
             //Data=18
866
             if ((count = 21'd2200) \& (d==8'd101))
867
             begin
868
                      d \le d + 8'd1;
                      count <= 21'd0;
869
870
                      SF_D \leftarrow display_data[119:116];
                      LCD_E \le 1'b1;
871
872
                      LCD_RS \le 1'b1;
873
                      LCDRW \le 1'b0;
874
875
             end
876
             if ((count = 21'd20) & (d==8'd102))
877
             begin
                      d \le d + 8'd1;
878
879
                      count <= 21'd0;
                      SF_D \le 4'b0000;
880
881
                      LCD_E \le 1'b0;
882
             end
             if ((count = 21'd60) \&\& (d==8'd103))
883
```

```
884
             begin
885
                      d \le d + 8'd1;
886
                      count <= 21'd0;
887
                      SF_D <= display_data[115:112];
888
                      LCD_E \le 1'b1;
889
                      LCD_RS \le 1'b1;
890
                      LCDRW \le 1'b0;
891
             end
892
             if ((count = 21'd20) \&\& (d==8'd104))
893
             begin
894
                      d \le d + 8'd1;
895
                      count <= 21'd0;
896
                      SF_D \le 4'b0000;
897
                      LCD_E \le 1'b0;
898
             end
899
             //Data=19
             if ((count == 21'd2200) && (d==8'd105))
900
901
             begin
902
                      d \le d + 8'd1;
903
                      count <= 21'd0;
904
                      SF_D \ll display_data[111:108];
                      LCD_E \leftarrow 1'b1;
905
906
                      LCD_RS \ll 1'b1;
907
                      LCDRW \le 1'b0;
908
909
             end
             if ((count = 21'd20) & (d=8'd106))
910
             begin
911
912
                      d \le d + 8'd1;
913
                      count <= 21'd0;
                      SF_D \le 4'b0000;
914
```

```
915
                      LCD_E \ll 1'b0;
916
             end
             if ((count = 21'd60) \&\& (d=8'd107))
917
918
             begin
919
                      d \le d + 8'd1;
920
                      count <= 21'd0;
921
                      SF_D \le display_data[107:104];
922
                      LCD_E \le 1'b1;
923
                      LCD_RS \le 1'b1;
924
                      LCDRW \le 1'b0;
925
             end
926
             if ((count = 21'd20) \&\& (d==8'd108))
927
             begin
928
                      d \le d + 8'd1;
929
                      count \ll 21'd0;
                      SF_D \le 4'b0000;
930
                      LCD_E \ll 1'b0;
931
             end
932
             //Data=20
933
934
             if ((count = 21'd2200) \& (d==8'd109))
935
             begin
                      d \le d + 8'd1;
936
937
                      count <= 21'd0;
938
                      SF_D \ll display_data[103:100];
939
                      LCD_E \ll 1'b1;
940
                      LCD_RS \le 1'b1;
941
                      LCDRW \le 1'b0;
942
943
             end
944
             if ((count = 21'd20) \&\& (d==8'd110))
             begin
945
```

```
946
                      d \le d + 8'd1;
947
                      count <= 21'd0;
948
                      SF_D \le 4'b0000;
949
                      LCD_E \le 1'b0;
950
             end
951
             if ((count = 21'd60) & (d=8'd111))
952
             begin
953
                      d \le d + 8'd1;
954
                      count <= 21'd0;
955
                      SF_D \leftarrow display_data[99:96];
956
                      LCD_E \ll 1'b1;
957
                      LCD_RS \le 1'b1;
958
                      LCDRW \le 1'b0;
959
             end
960
             if ((count = 21'd20) & (d==8'd112))
961
             begin
                      d \le d + 8'd1;
962
963
                      count \ll 21'd0;
964
                      SF_D \le 4'b0000;
965
                      LCD_E \ll 1'b0;
             end
966
             //Data=21
967
             if ((count == 21'd2200) && (d==8'd113))
968
969
             begin
970
                      d \le d + 8'd1;
971
                      count \ll 21'd0;
972
                      SF_D \ll display_data[95:92];
973
                      LCD_E \le 1'b1;
974
                      LCD_RS \le 1'b1;
975
                      LCDRW \le 1'b0;
976
```

```
977
              end
978
              if ((count = 21'd20) \&\& (d==8'd114))
979
              begin
980
                        d \le d + 8'd1;
981
                        count <= 21'd0;
982
                        SF_D \le 4'b0000;
983
                       LCD_{-}E \le 1'b0;
984
              end
985
              if ((count = 21'd60) & (d==8'd115))
986
              begin
                        d \le d + 8'd1;
987
988
                        count <= 21'd0;
989
                       SF_D \leftarrow display_data[91:88];
990
                       LCD_E \le 1'b1;
991
                       LCD_RS \le 1'b1;
992
                       LCDRW \le 1'b0;
993
              end
              if ((count = 21'd20) \&\& (d==8'd116))
994
995
              begin
996
                        d \le d + 8'd1;
997
                        count <= 21'd0;
998
                        SF_D \le 4'b0000;
999
                       LCD_E \ll 1'b0;
1000
              end
1001
              //Data=22
              if ((count == 21'd2200) && (d==8'd117))
1002
1003
              begin
                        d \le d + 8'd1;
1004
1005
                        count <= 21'd0;
1006
                        SF_D \leftarrow display_data[87:84];
1007
                       LCD_E \le 1'b1;
```

```
1008
                       LCD_RS \le 1'b1;
1009
                       LCDRW \le 1'b0;
1010
1011
              end
1012
              if ((count = 21'd20) \&\& (d==8'd118))
1013
              begin
1014
                       d \le d + 8'd1;
1015
                       count <= 21'd0;
1016
                       SF_D \le 4'b0000;
1017
                       LCD_E \ll 1'b0;
1018
              end
              if ((count == 21'd60) && (d==8'd119))
1019
1020
              begin
1021
                       d \le d + 8'd1;
1022
                       count <= 21'd0;
1023
                       SF_D \ll display_data[83:80];
                       LCD_E \leftarrow 1'b1;
1024
                       LCD_RS \le 1'b1;
1025
                       LCDRW \le 1'b0;
1026
1027
              end
              if ((count = 21'd20) \&\& (d==8'd120))
1028
              begin
1029
1030
                       d \le d + 8'd1;
1031
                       count \ll 21'd0;
1032
                       SF_D \le 4'b0000;
                       LCD_E \le 1'b0;
1033
1034
              end
              //Data=23
1035
1036
              if ((count = 21'd2200) \& (d==8'd121))
1037
              begin
                       d \le d + 8'd1;
1038
```

```
1039
                       count <= 21'd0;
1040
                       SF_D <= display_data[79:76];
1041
                       LCD_E \le 1'b1;
1042
                       LCD_RS \le 1'b1;
1043
                       LCDRW \le 1'b0;
1044
1045
              end
1046
              if ((count = 21'd20) & (d=8'd122))
1047
              begin
1048
                       d \le d + 8'd1;
1049
                       count <= 21'd0;
1050
                       SF_D \le 4'b0000;
1051
                       LCD_E \le 1'b0;
1052
              end
1053
              if ((count = 21'd60) & (d=8'd123))
1054
              begin
                       d \le d + 8'd1;
1055
                       count <= 21'd0;
1056
                       SF_D \leftarrow display_data[75:72];
1057
1058
                       LCD_E \le 1'b1;
                       LCD_RS \le 1'b1;
1059
1060
                       LCDRW \le 1'b0;
1061
              end
1062
              if ((count = 21'd20) & (d==8'd124))
1063
              begin
                       d \le d + 8'd1;
1064
                       count <= 21'd0;
1065
                       SF_D \le 4'b0000;
1066
1067
                       LCD_E \le 1'b0;
1068
              end
              //Data=24
1069
```

```
1070
              if ((count = 21'd2200) \& (d==8'd125))
1071
              begin
1072
                       d \le d + 8'd1;
1073
                       count <= 21'd0;
1074
                       SF_D <= display_data[71:68];
1075
                       LCD_E \le 1'b1;
1076
                       LCD_RS \le 1'b1;
1077
                       LCDRW \le 1'b0;
1078
1079
              end
1080
              if ((count = 21'd20) & (d==8'd126))
1081
              begin
1082
                       d \le d + 8'd1;
1083
                       count \ll 21'd0;
1084
                       SF_D \le 4'b0000;
1085
                       LCD_E \ll 1'b0;
1086
              end
              if ((count = 21'd60) & (d=8'd127))
1087
              begin
1088
1089
                       d \le d + 8'd1;
1090
                       count <= 21'd0;
                       SF_D \leftarrow display_data[67:64];
1091
1092
                       LCD_E \ll 1'b1;
1093
                       LCD_RS \ll 1'b1;
1094
                       LCDRW \le 1'b0;
1095
              end
              if ((count = 21'd20) & (d==8'd128))
1096
              begin
1097
1098
                       d \le d + 8'd1;
1099
                       count <= 21'd0;
1100
                       SF_D \le 4'b0000;
```

```
1101
                       LCD_{-}E \le 1'b0;
1102
              end
1103
              //Data=25
              if ((count == 21'd2200) && (d==8'd129))
1104
1105
              begin
1106
                        d \le d + 8'd1;
1107
                        count <= 21'd0;
1108
                        SF_D \leftarrow display_data[63:60];
1109
                       LCD_E \le 1'b1;
1110
                       LCD_RS \le 1'b1;
1111
                       LCDRW \le 1'b0;
1112
1113
              end
1114
              if ((count = 21'd20) \&\& (d==8'd130))
1115
              begin
1116
                        d \le d + 8'd1;
                        count <= 21'd0;
1117
                        SF_D \le 4'b0000;
1118
                       LCD_E \ll 1'b0;
1119
1120
              end
              if ((count = 21'd60) \&\& (d==8'd131))
1121
              begin
1122
1123
                        d \le d + 8'd1;
1124
                        count \ll 21'd0;
1125
                        SF_D \leftarrow display_data[59:56];
1126
                       LCD_E \le 1'b1;
                       LCD_RS \le 1'b1;
1127
                       LCDRW \le 1'b0;
1128
1129
              end
              if ((count = 21'd20) \&\& (d==8'd132))
1130
              begin
1131
```

```
1132
                       d \le d + 8'd1;
1133
                        count <= 21'd0;
1134
                       SF_D \le 4'b0000;
1135
                       LCD_E \le 1'b0;
1136
              end
1137
              //Data=26
1138
              if ((count = 21'd2200) \& (d==8'd133))
1139
              begin
1140
                       d \le d + 8'd1;
1141
                       count <= 21'd0;
1142
                       SF_D \leftarrow display_data[55:52];
1143
                       LCD_E \le 1'b1;
1144
                       LCD_RS \le 1'b1;
1145
                       LCDRW \le 1'b0;
1146
1147
              end
              if ((count = 21'd20) \&\& (d==8'd134))
1148
              begin
1149
                       d \le d + 8'd1;
1150
1151
                        count <= 21'd0;
                       SF_D \le 4'b0000;
1152
                       LCD_E \le 1'b0;
1153
1154
              end
1155
              if ((count = 21'd60) & (d=8'd135))
1156
              begin
1157
                       d \le d + 8'd1;
1158
                        count \ll 21'd0;
                       SF_D \leftarrow display_data[51:48];
1159
1160
                       LCD_E \le 1'b1;
                       LCD_RS \le 1'b1;
1161
                       LCDRW \le 1'b0;
1162
```

```
1163
              end
              if ((count = 21'd20) \&\& (d==8'd136))
1164
1165
              begin
1166
                       d \le d + 8'd1;
1167
                        count <= 21'd0;
1168
                       SF_D \le 4'b0000;
1169
                       LCD_{-}E \le 1'b0;
1170
              end
1171
              //Data=27
1172
              if ((count = 21'd2200) \& (d==8'd137))
1173
              begin
1174
                       d \le d + 8'd1;
1175
                       count \ll 21'd0;
1176
                       SF_D \leftarrow display_data[47:44];
1177
                       LCD_E \le 1'b1;
1178
                       LCD_RS \ll 1'b1;
                       LCDRW \le 1'b0;
1179
1180
1181
              end
1182
              if ((count = 21'd20) \&\& (d==8'd138))
              begin
1183
                       d \le d + 8'd1;
1184
                        count <= 21'd0;
1185
1186
                       SF_D \le 4'b0000;
1187
                       LCD_E \ll 1'b0;
1188
              end
              if ((count = 21'd60) & (d==8'd139))
1189
              begin
1190
1191
                       d \le d + 8'd1;
1192
                        count <= 21'd0;
1193
                       SF_D \leftarrow display_data[43:40];
```

```
1194
                       LCD_E \le 1'b1;
1195
                       LCD_RS \le 1'b1;
1196
                       LCDRW \le 1'b0;
1197
              end
1198
              if ((count = 21'd20) \&\& (d==8'd140))
1199
              begin
1200
                       d \le d + 8'd1;
1201
                       count <= 21'd0;
1202
                       SF_D \le 4'b0000;
1203
                       LCD_E \le 1'b0;
1204
              end
1205
              //Data=28
1206
              if ((count = 21'd2200) \& (d==8'd141))
1207
              begin
1208
                       d \le d + 8'd1;
1209
                       count \ll 21'd0;
                       SF_D <= display_data[39:36];
1210
1211
                       LCD_E \le 1'b1;
                       LCD_RS \le 1'b1;
1212
1213
                       LCDRW \le 1'b0;
1214
1215
              end
              if ((count = 21'd20) & (d==8'd142))
1216
1217
              begin
1218
                       d \le d + 8'd1;
1219
                       count \ll 21'd0;
                       SF_D \le 4'b0000;
1220
                       LCD_E \ll 1'b0;
1221
1222
              end
1223
              if ((count = 21'd60) & (d==8'd143))
1224
              begin
```

```
1225
                       d \le d + 8'd1;
1226
                       count <= 21'd0;
1227
                       SF_D \leftarrow display_data[35:32];
1228
                       LCD_E \le 1'b1;
1229
                       LCD_RS \le 1'b1;
1230
                       LCDRW \le 1'b0;
1231
              end
1232
              if ((count = 21'd20) \&\& (d==8'd144))
1233
              begin
1234
                       d \le d + 8'd1;
1235
                       count <= 21'd0;
1236
                       SF_D \le 4'b0000;
1237
                       LCD_E \le 1'b0;
              end
1238
1239
              //Data=29
1240
              if ((count = 21'd2200) & (d==8'd145))
1241
              begin
                       d \le d + 8'd1;
1242
                       count <= 21'd0;
1243
1244
                       SF_D \leftarrow display_data[31:28];
                       LCD_E \le 1'b1;
1245
                       LCD_RS \le 1'b1;
1246
1247
                       LCDRW \le 1'b0;
1248
1249
              end
              if ((count = 21'd20) & (d=8'd146))
1250
1251
              begin
                       d \le d + 8'd1;
1252
1253
                       count <= 21'd0;
                       SF_D \le 4'b0000;
1254
                       LCD_E \le 1'b0;
1255
```

```
1256
              end
1257
              if ((count = 21'd60) & (d=8'd147))
1258
              begin
1259
                       d \le d + 8'd1;
1260
                       count <= 21'd0;
1261
                       SF_D \leftarrow display_data[27:24];
1262
                       LCD_E \le 1'b1;
1263
                       LCD_RS \le 1'b1;
1264
                       LCDRW \le 1'b0;
1265
              end
1266
              if ((count = 21'd20) \&\& (d==8'd148))
1267
              begin
1268
                       d \le d + 8'd1;
1269
                       count \ll 21'd0;
1270
                       SF_D \le 4'b0000;
1271
                       LCD_E \le 1'b0;
1272
              end
              //Data=30
1273
              if ((count = 21'd2200) & (d==8'd149))
1274
1275
              begin
                       d \le d + 8'd1;
1276
                       count <= 21'd0;
1277
1278
                       SF_D \leftarrow display_data[23:20];
1279
                       LCD_E \le 1'b1;
1280
                       LCD_RS \le 1'b1;
1281
                       LCDRW <=1'b0;
1282
1283
              end
1284
              if ((count = 21'd20) \&\& (d==8'd150))
              begin
1285
                       d \le d + 8'd1;
1286
```

```
1287
                       count <= 21'd0;
1288
                       SF_D \le 4'b0000;
1289
                       LCD_E \le 1'b0;
1290
              end
1291
              if ((count = 21'd60) \&\& (d==8'd151))
1292
              begin
                       d \le d + 8'd1;
1293
1294
                       count <= 21'd0;
1295
                       SF_D <= display_data[19:16];
1296
                       LCD_E \le 1'b1;
1297
                       LCD_RS \le 1'b1;
1298
                       LCDRW \le 1'b0;
1299
              end
1300
              if ((count = 21'd20) \&\& (d==8'd152))
1301
              begin
1302
                       d \le d + 8'd1;
1303
                       count \ll 21'd0;
                       SF_D \le 4'b0000;
1304
                       LCD_E \ll 1'b0;
1305
1306
              end
              //Data=31
1307
              if ((count = 21'd2200) \& (d==8'd153))
1308
1309
              begin
1310
                       d \le d + 8'd1;
1311
                       count \ll 21'd0;
1312
                       SF_D \leq display_data[15:12];
1313
                       LCD_E \le 1'b1;
                       LCD_RS \le 1'b1;
1314
1315
                       LCDRW \le 1'b0;
1316
1317
              end
```

```
1318
              if ((count = 21'd20) \&\& (d==8'd154))
1319
              begin
1320
                       d \le d + 8'd1;
1321
                       count <= 21'd0;
1322
                       SF_D \le 4'b0000;
1323
                       LCD_E \le 1'b0;
1324
              end
1325
              if ((count = 21'd60) & (d=8'd155))
1326
              begin
1327
                       d \le d + 8'd1;
1328
                       count <= 21'd0;
1329
                       SF_D \leftarrow display_data[11:8];
1330
                       LCD_E \le 1'b1;
1331
                       LCD_RS \le 1'b1;
1332
                       LCDRW \le 1'b0;
1333
              end
              if ((count = 21'd20) \&\& (d==8'd156))
1334
1335
              begin
                       d \le d + 8'd1;
1336
1337
                       count <= 21'd0;
                       SF_D \le 4'b0000;
1338
                       LCD_E \leftarrow 1'b0;
1339
1340
              end
1341
              //Data=32
              if ((count = 21'd2200) & (d==8'd157))
1342
1343
              begin
1344
                       d \le d + 8'd1;
                       count <= 21'd0;
1345
1346
                       SF_D \ll display_data[7:4];
1347
                       LCD_E \le 1'b1;
                       LCD_RS \ll 1'b1;
1348
```

```
1349
                       LCDRW \le 1'b0;
1350
1351
              end
              if ((count = 21'd20) \&\& (d==8'd158))
1352
1353
              begin
1354
                       d \le d + 8'd1;
1355
                       count <= 21'd0;
1356
                       SF_D \le 4'b0000;
1357
                       LCD_E \ll 1'b0;
1358
              end
1359
              if ((count = 21'd60) \&\& (d==8'd159))
1360
              begin
1361
                       d \le d + 8'd1;
1362
                       count \ll 21'd0;
1363
                       SF_D \ll display_data[3:0];
1364
                       LCD_E \le 1'b1;
                       LCD_RS \le 1'b1;
1365
                       LCDRW \le 1'b0;
1366
1367
              end
1368
              if ((count = 21'd20) \&\& (d==8'd160))
              begin
1369
                       d \le 8' d25;
1370
1371
                       count \ll 21'd0;
1372
                       SF_D \le 4'b0000;
1373
                       LCD_E \ll 1'b0;
1374
              end
              //Wait for Next Data & Go back to Address Cycle
1375
              //Wait for more than half a second here
1376
1377
1378
1379 end
```

```
1380
     endcase
1381
     end
1382
     /*wow this has to be the worst Verilog code I have ever seen ... */
1383
     /*okay my modifications start here... let's see how it goes...*/
1384
1385
1386
     /*Let's just keep is simple okay so the following is an example
1387
      * of the LCD output when locked with 7 dialed in
1388
      >07 LOCKED
1389
1390
      *Now here is what it should look like with 17 dialed in after
1391
      *being unlocked
1392
1393
      >17 UNLOCKED
1394
      *ASCII cheat sheet:
1395
1396
      * character Hex Code
1397
                    3e
1398
      * 0
                    30
1399
                    31
      * 1
1400
      * 2
                    32
1401
                    33
      * 3
1402
                    34
1403
                    35
      * 5
1404
      * 6
                    36
1405
      * 7
                    37
1406
                    38
      * 8
1407
      * 9
                    39
1408
      * U
                    55
1409
      * N
                    4 e
1410
      * L
                    4 c
```

```
1411
      * O
                    4 f
1412
      * C
                    43
1413
      *K
                    4 b
1414
      * E
                    45
1415
      * D
                    44
1416
      *SPACE
                    20
1417
     */
1418
     /*status\_ascii is the ascii representation of LOCKED or UNLOCKED
1419
     */
1420
     always@(*)
1421
         if (Locked) // print LOCKED
1422
              status_ascii = \{8'h20, 8'h20, 8'h4c, 8'h4f, 8'h43, 8'h4b\}
                                                                              8'h45, 8
1423
         else //print UNLOCKED
              status_ascii = \{8'h55, 8'h4e, 8'h4e, 8'h4f, 8'h4f, 8'h4b, \}
1424
                                                                              8'h45, 8
1425
1426
     /*count\_ascii is the ascii representation of the 2 decimal digits of counts
     always@(*)//giant\ encoder!
1427
         case (Position)
1428
1429
              5 'd0:
                     count_ascii = 16'h3030;
1430
              5'd1:
                     count_ascii = 16'h3031;
              5 'd2:
                     count_ascii = 16'h3032;
1431
1432
              5 'd3:
                     count_ascii = 16'h3033;
                     count_ascii = 16'h3034;
1433
              5 'd4:
1434
              5 'd5:
                     count_ascii = 16'h3035;
1435
              5 'd6:
                     count_ascii = 16'h3036;
              5 'd7:
1436
                     count_ascii = 16'h3037;
1437
              5'd8:
                     count_ascii = 16'h3038;
              5 'd9:
1438
                      count_ascii = 16'h3039;
1439
              5'd10: count_ascii = 16'h3130;
1440
              5'd11: count_ascii = 16'h3131;
```

```
1441
             5'd12: count_ascii = 16'h3132;
1442
             5'd13: count_ascii = 16'h3133;
1443
             5'd14: count_ascii = 16'h3134;
             5'd15: count_ascii = 16'h3135;
1444
             5'd16: count_ascii = 16'h3136;
1445
1446
             5'd17: count_ascii = 16'h3137;
1447
             5'd18: count_ascii = 16'h3138;
1448
             5'd19: count_ascii = 16'h3139;
             5'd20: count_ascii = 16'h3230;
1449
             5'd21: count_ascii = 16'h3231;
1450
1451
             5'd22: count_ascii = 16'h3232;
1452
             5'd23: count_ascii = 16'h3233;
1453
             5'd24: count_ascii = 16'h3234;
1454
             5'd25: count_ascii = 16'h3235;
1455
             5'd26: count_ascii = 16'h3236;
             5'd27: count_ascii = 16'h3237;
1456
             5'd28: count_ascii = 16'h3238;
1457
1458
             5'd29: count_ascii = 16'h3239;
1459
             5'd30: count_ascii = 16'h3330;
             5'd31: count_ascii = 16'h3331;
1460
1461
         endcase
1462
     /* Display data is a 256 bit vector which hold 32 8-bit ascii *
1463
      *characters which are to be displayed on the LCD screen
1464
1465
     assign display_data = {8'h3e, count_ascii, 8'h20, 8'h20, status_ascii, {19}
1466
     endmodule
1467
```

#### Code Block 7: Rotary Encoder Module

```
1 'timescale 1 ns / 1 ps
2 'default_nettype none
```

```
3
   /* This module takes as input the quadrature outputs *
4
    *A and B from the rotary encoder on the Spartan 3e *
5
    *board, filters out electrical chatter, and outputs*
6
    *a Right and a Left signal. Left pulses every 18
7
8
    *as the rotary shaft rotates to the left, while
    *Right pulses every 18 degrees as the rotary shaft
9
    *rotates to the right.
10
    *The technique describe here is provided by an
11
    *an Xilinx application engineer in a document
12
    * entitled "Rotary Encoder Interface for
13
14
    *Spartan-3E Starter Kit"
                                                          */
   module rotary_encoder_module(
15
        output wire Left, Right,
16
17
        input Clk,
18
        input wire rotA, rotB
19
   );
20
        /* internal nets*/
21
22
        wire buffA, buffB; //input buffers
        reg rotary_q1, rotary_q2;
23
        reg rotary_event , rotary_left;
24
        reg rotary_q1_old;
25
26
27
        /* buffer inputs*/
28
        synchronizer syncA(buffA, rotA, Clk);
29
30
        synchronizer syncB(buffB, rotB, Clk);
31
32
        /*elimentate bounce! The result is q1 and q2*/
33
```

```
34
        /*XNOR*/
35
        always@(posedge Clk)
              if(buffA & buffB)
36
37
                   rotary_q1 \ll 1'b1;
              else if(~buffA & ~ buffB)
38
39
                   rotary_q1 <= 1'b0;
40
        /*XOR*/
        always@(posedge Clk)
41
42
              if(~buffA & buffB)
43
                   rotary_q2 \ll 1'b1;
44
              else if (buffA & ~buffB)
                   rotary_q2 <= 1'b0;
45
46
       /*detect rising edge on q1 to signal an event*/
47
       always@(posedge Clk)
48
49
              rotary_q1_old <= rotary_q1;</pre>
50
        always@(posedge Clk)
51
              rotary_event <= ~rotary_q1_old & rotary_q1;
52
53
       /*determine the direction of rotation based on q1 and q2*/
54
        always@(posedge Clk)
55
              if(~rotary_q1_old & rotary_q1)
56
57
                   rotary_left <= rotary_q2;
58
        /*generate Left and Right signals*/
59
        assign Left = rotary_event & rotary_left;
60
        assign Right = rotary_event & ~rotary_left;
61
62
63
   endmodule
```

The modules were then synthesized onto the FBGA board and tested.

In order to add a  $4^{th}$  digit (17), the following changes were made to the combination lock Verilog code.

Code Block 8: Combination Lock FSM

```
'timescale 1ns / 1ps
 1
 2
   module combination_lock_fsm(output reg [2:0] state,
 3
      \mathbf{output} \ \mathbf{wire} \ \operatorname{Locked} \,, \ \ / / \ \ \mathit{asserted} \ \ \mathit{when} \ \ \mathit{locked} \, \mathit{d}
 4
      input wire Right, Left, // indicate direction
 5
      input wire [4:0] Count, // indicate position
 6
 7
      input wire Center, // the unlock button
      input wire Clk, South // clock and reset
 8
9
      );
10
11
      parameter S0 = 3'b000,
                   S1 = 3'b001,
12
                   S2 = 3'b010,
13
                   S3 = 3'b011,
14
                                  S4 = 3'b100,
15
                                  S5 = 3'b101;
16
17
18
      reg [2:0] nextState;
19
      always @ ( * ) begin
20
         case (state)
21
           S0: begin
22
              if (Right)
23
24
                                            nextState = S1;
              else
25
                nextState = S0;
26
```

```
27
            end
28
          S1: begin
            if (Left)
29
30
                                       if(Count = 5'b01101)
31
                                                nextState = S2;
32
                                       else
33
                                                nextState = S0;
34
                              else
35
                                       nextState = S1;
36
            end
37
          S2: begin
38
            if (Right)
39
                                       if (Count = 5'b00111)
                                                nextState = S3;
40
                                       else
41
42
                                                nextState = S0;
                              else
43
44
                                       nextState = S2;
            end
45
46
          S3: begin
                              if (Left)
47
                                       if (Count = 5'b10001)
48
                                                nextState = S4;
49
50
                                       else
51
                                                nextState = S0;
52
                              else
                                       nextState = S3;
53
54
            end
55
          S4: begin
                              if (Center)
56
                                       if (Count == 5'b10001)
57
```

```
58
                                                    nextState = S5;
59
                                           else
60
                                                    nextState = S0;
                                 else if (Right)
61
62
                                           nextState = S0;
63
                                 else
64
                                           nextState = S4;
65
                                 end
66
                       S5: begin
67
             nextState = S5;
68
             end
69
70
                       default: begin
71
                                 nextState = S0;
72
                       end
        {\bf end case}
73
74
      end
75
             assign Locked = (state = S5) ? 0:1;
76
77
             always@ (posedge Clk)
78
                       if (South)
79
80
                                 state \leq S0;
81
                       else
82
                                 state <= nextState;
   \mathbf{endmodule} \ \ // \ \ \mathit{combination\_lock\_fsm}
83
```

This module was then synthesized, along with all the rest, onto the FBGA board.

# Results

# Experiment 1

Below are the results of the tests as well as the waveform for the combination lock FSM Verilog design.





Figure 2:  $Combination\ Lock\ FMS\ Waveform$ 



 $Figure \ 3: \ \textit{Combination Lock FMS Test Results}$ 




Figure 4: Up/Down Counter Waveform



Figure 5: Up/Down Counter Test Results

### Conclusion

# Questions

- 1. Include the source code with comments for all modules you simulated and/or implemented in lab. You do not have to include test bench code that was provided! Code without comments will not be accepted!
- 2. Include screenshots of all waveforms captured during simulation in addition to the test bench console output for each test bench simulation.
- 3. Answer all questions throughout the lab manual.
- 4. A possible attack on your combination-lock is a brute-force attack in which every possible input combination is tried. Given the original design with a combination of three numbers between 0 and 19, how many

possible input combinations exist? How about for the modified design with a combination of four numbers?

# Student Feedback

- 1. What did you like most about the lab assignment and why? What did you like least about it and why?
- 2. Were there any section of the lab manual that were unclear? If so, what was unclear? Do you have any suggestions for improving the clarity?
- 3. What suggestions do you have to improve the overall lab assignment?