## Objective

In this lab, students were introduced to latches and flip-flops. These sequential logic circuits will be described in first structural Verilog and then behavioral Verilog. Synchronous sequential circuits will also be introduced towards the end of the lab. Delays will also be added to logic gates for the first time while implementing a clock signal. Finally, students will design one block of code that will include both flip-flops and combinational logic (full adder) to simulate synchronous logic.

## Design

### Experiment 1

To start off the experiment, a structural Verilog SR-Latch was designed. Two nanoseconds delays were added to the gates. After that, the delay was increased to four nanoseconds. Below is the code for which the four nanosecond delay was designed for. For a two nanosecond design, instead of #4, there was #2.

#### Code Block 1: SR-Latch

```
'timescale 1ns / 1ps
1
  2
  // Create Date: 14:49:20 10/24/2016
3
  // Module Name: sr_latch
4
  // Author Name: Joseph Martinsen
5
6
  7
8
  module sr_latch (Q, notQ, En, S, R);
9
10
   // All ports should be wires
   output wire Q, notQ;
11
   input wire En, S, R;
12
13
14
   // Intermediate nets
```

```
15
     wire nandSEN, nandREN;
16
     // 4ns delay
17
     nand #4 nand0(Q, nandSEN, notQ);
18
     // finish things up here...
19
20
     nand #4 nand1 (notQ, nandREN, Q);
     nand #4 nand2(nandSEN, S, En);
21
22
     nand #4 nand3(nandREN, R, En);
   endmodule // sr_latch
23
```

Next, a structual D-Latch was designed. The design took into consideration that NOT and NAND gates had a two nanosecond delay each. Below is the design for the structual D-Latch.

Code Block 2: D-Latch

```
'timescale 1ns / 1ps
1
  // Create Date: 15:27:40 10/24/2016
3
  // Module Name: d_latch
4
  // Author Name: Joseph Martinsen
6
  7
  8
9
  module d_latch(Q, notQ, En, D);
   // Declare Wires
10
11
    output wire Q;
12
    output wire notQ;
    input wire En;
13
14
    input wire D;
15
    // Declare Intermidiate Wires
16
17
    wire Dnot;
```

```
18
      wire nandDnotEN;
19
      wire Dn1;
20
      // Structual Logic for D-Latch
21
22
            not #2 (Dnot, D);
23
           nand #2 nand0(nandDEN, D, En); //2ns gate delay
           nand #2 nand1(Q, nandDEN, notQ);
24
           nand #2 nand2 (nandDnotEN, Dnot, En);
25
26
           nand #2 nand3 (notQ, Q, nandDnotEN);
   endmodule // d_l a t c h
27
```

The next part of **Experiment 1** consisted of designing a D flip-flop in structural Verilog. The design instantiated only two inverter gates and two D-latch modules that were designed earlier in this lab. The design for the structural D flip-flop.

Code Block 3: D FLip-FLop

```
1
  'timescale 1ns / 1ps
  // Create Date: 15:44:29 10/24/2016
3
  // Module Name: d_flip_flop
  // Author Name: Joseph Martinsen
5
6
  module d_flip_flop (Q, notQ, Clk, D);
9
    output wire Q, notQ;
10
    input wire Clk, D;
11
    // Internal nets
12
    wire notClk, notNotClk;
13
    wire Q.m; // Output of master latch
14
    // not Q_{-m} will be wired to the d_{-}latch but then left
15
    // unconnected from there
16
```

```
17
     wire notQ_m;
18
19
     // Strcutual level wiring
     // Instantiate and wire up the not gates here...
20
     not #2 not0(notClk, Clk);
21
22
     not #2 not1(notNotClk, notClk);
23
     // Instantiate and wire up the d latches based
24
25
     // on schematic in lab
     d_latch dlMaster(Q_m, notQ_m, notClk, D);
26
27
     d_latch dlSlave(Q, notQ, notNotClk, Q.m);
28
   endmodule // d_-flip_-flop
```

Next, a behavioral version of the D-latch and D flip-flop was copied and edited from the lab manual. The following designs are below. Compare the wave forms you captured from the behavioral Verilog to those captured from the structural Verilog. Are they different? If so, how?

Code Block 4: D-Latch Behavioral

```
'timescale 1ns / 1ps
1
  3
  // Create Date: 16:00:39 10/24/2016
  // Module Name: d_latch_behavioral
  // Author Name: Joseph Martinsen
6
  //
  7
8
  module d_latch_behavioral(
9
       // Declare Input/Output Wires
       output reg Q,
10
       output wire notQ,
11
       input wire D, En
12
13
     );
```

```
14
             // Logic for D-Latch
15
              always@(En or D)
16
              if (En)
17
                                Q = D;
18
19
                       else
20
                                Q = Q;
             // Catch All
21
22
             assign notQ = ^{\sim}Q;
23
   endmodule
```

### Code Block 5: D Flip-Flop Behavioral

```
'timescale 1ns / 1ps
1
2
  // Create Date: 16:06:56 10/24/2016
3
  // Module Name: d_{-}flip_{-}flop_{-}behavioral
4
  // Author Name: Joseph Martinsen
6
  module d_flip_flop_behavioral(
8
9
               // Declare wires
               output reg Q,
10
               output wire notQ,
11
12
               input wire D,
13
               input wire Clk
14
     );
15
        // Logic for Positive Edge of Clock
16
        always@(posedge Clk)
17
              Q \leq D;
18
19
```

### Experiment 2

To start off **Experiment 2**, the full adder designed in **Lab 6** was modified. Gate delays were added such that 3-input AND, OR, and XOR gates have a delay of six nanoseconds, while 2-input AND, OR, and XOR gates have a delay of four nanoseconds. Finally, NOT, NAND, and NOR gates were changed in order to have a delay of two nanoseconds.

Code Block 6: Full Adder Edited

```
'timescale 1ns / 1ps
1
2
  'default_nettype none
  3
  // Create Date: 16:06:23 10/10/2016
  // Module Name: full_adder
5
  // Author Name: Joseph Martinsen
6
7
  module full_adder(S, Cout, A, B, Cin);
9
10
         // Declare input and output ports
         input wire A, B, Cin;
11
         output wire S, Cout;
12
13
         // Declare wi res
14
         wire and BCin, and ACin, and AB; // add more
15
16
         // Use dataflow to create gatelevel commands
17
         assign #6 S = A \hat{} B \hat{} Cin; // \hat{} is XOR
18
         assign #4 and AB = A \& B;
19
20
         assign #4 andBCin = B \& Cin;
```

```
21 assign #4 andACin = A & Cin;

22 assign #6 Cout = andAB | andBCin | andACin;

23 endmodule
```

The edited full adder was then used to create a simple 2-Bit Adder. The design is below.

Code Block 7: 2-Bit Adder

```
'timescale 1ns / 1ps
1
  // Create Date: 16:13:10 10/24/2016
3
  // Module Name: adder_2bit
  // Author Name: Joseph Martinsen
6
  //
7
  module adder_2bit(Carry, Sum, A, B);
8
9
         // Initialize Wires
10
         output wire [1:0] Sum;
11
         output wire Carry;
         input wire [1:0] A;
12
         input wire [1:0] B;
13
14
         wire Cout;
15
         // Call 2 Full adders to make it 2-Bit
16
         full_adder fa0(Sum[0], Cout, A[0], B[0], 0);
17
         full_adder fa1(Sum[1], Carry, A[1], B[1], Cout);
18
19
  endmodule
20
```

The 2-Bit adder test bench was incomplete in order to check the soundness of the newly designed two-bit adder. After adding a test case for every output, the 2-Bit adder was then tested. The modified test bench is below. *Use the simulation waveform to* 

### Code Block 8: 2-Bit Adder Test Bench

```
'timescale 1ns / 1ps
1
2
   module add_2bit_tb;
3
4
   /* Input nets */
5
   reg [1:0] A; //these are regs because they are modified in
6
   reg [1:0] B; //a behavioral block
8
9
   /* Output nets */
   wire [1:0] Sum; //these are wires because they will be driven
10
   wire Carry; //by the inantiated module
11
12
13
   /* Instantiate the Unit Under Test (UUT) */
   adder_2bit uut ( //this is a different way
   .A(A),
                //to instantiate a module.
15
                //the nice thing about this style
16
   .B(B),
17
                //is that the order does not matter!
   .Sum(Sum),
   . Carry (Carry) // notice the ports are in a different order!
19
   );
20
21
22
   /*-this is a behavioral block which is executed only once! *
    *-the\ statements\ within\ this\ behavioral\ block\ are\ executed\ *
23
    *-sequentially because we are using blocking statements
24
    *-an '=' sign within a behavioral construct is considered a*
25
26
    * blocking statement. We will talk more about this later...*/
   initial
27
28
     begin
```

```
29
       /* Initialize inputs*/
30
       A = 0;
31
32
       B = 0;
33
34
       #25; //just delay 25 ns
35
       \{A,B\} = 4'b0000; //stimulate the inputs
36
       #25; //wait a bit for the result to propagate
37
       //here is where we could put a check to see if the results
38
       //are as expected!
39
       if({Carry, Sum} != 3'b000)
40
            $\display("Ah_crap..._something_went_wrong_here...");
                    else
41
                             $display("Hey!_The_UUT_passed");
42
       //let's do it again with a different input...
43
44
       \{A,B\} = 4'b0001; //stimulate the inputs
       #25; //wait a bit for the result to propagate
45
       //check output
46
       if({Carry, Sum} != 3'b001)
47
48
         $display("You_are_garbage!");
49
                    else
                             $display("Test_vector_passed!!!");
50
       //okay this is fun... you try it now...
51
52
53
     //let's do it again with a different input...
       \{A,B\} = 4'b0010; //stimulate the inputs
54
       #25; //wait a bit for the result to propagate
55
       //check output
56
57
       if({Carry, Sum} != 3'b010)
         $display("You_are_garbage!");
58
                    else
59
```

```
60
                             $display("Test_vector_passed!!!");
61
           //let's do it again with a different input...
62
63
       \{A,B\} = 4'b0011; //stimulate the inputs
64
       #25; //wait a bit for the result to propagate
65
       //check output
66
       if ({ Carry, Sum} != 3'b011)
67
         $display("You_are_garbage!");
68
                    else
69
                             $display("Test_vector_passed!!!");
70
71
           //let's do it again with a different input...
       \{A,B\} = 4'b0100; //stimulate the inputs
72
73
       #25; //wait a bit for the result to propagate
       //check output
74
75
       if ({ Carry, Sum} != 3'b001)
         $display("You_are_garbage!");
76
77
                    else
                             $display("Test_vector_passed!!!");
78
79
           //let's do it again with a different input...
80
       \{A,B\} = 4'b0101; //stimulate the inputs
81
82
       #25; //wait a bit for the result to propagate
83
       //check output
84
       if ({ Carry, Sum} != 3'b010)
         $display("You_are_garbage!");
85
                    else
86
                             $display("Test_vector_passed!!!");
87
88
           //let's do it again with a different input...
89
90
       \{A,B\} = 4'b0110; //stimulate the inputs
```

```
91
        #25; //wait a bit for the result to propagate
        //check output
92
        if({Carry, Sum} != 3'b011)
93
          $display("You_are_garbage!");
94
95
                     else
                              $display("Test_vector_passed!!!");
96
97
98
            //let's do it again with a different input...
99
        \{A,B\} = 4'b0111; //stimulate the inputs
100
        #25; //wait a bit for the result to propagate
101
        //check output
102
        if ({ Carry, Sum} != 3'b100)
103
          $display("You_are_garbage!");
104
                     else
                              $display("Test_vector_passed!!!");
105
106
            //let's do it again with a different input...
107
        \{A,B\} = 4'b1000; //stimulate the inputs
108
        #25; //wait a bit for the result to propagate
109
110
        //check output
        if({Carry, Sum} != 3'b010)
111
          $display("You_are_garbage!");
112
                     else
113
114
                              $display("Test_vector_passed!!!");
115
            //let's do it again with a different input...
116
        \{A,B\} = 4'b1001; //stimulate the inputs
117
        #25; //wait a bit for the result to propagate
118
        //check output
119
        if ({ Carry, Sum} != 3'b011)
120
          $display("You_are_garbage!");
121
```

```
122
                     else
                              $display("Test_vector_passed!!!");
123
124
125
            //let's do it again with a different input...
126
        \{A,B\} = 4'b1010; //stimulate the inputs
127
        #25; //wait a bit for the result to propagate
128
        //check output
129
        if ({ Carry, Sum} != 3'b100)
130
          $display("You_are_garbage!");
131
                     else
132
                              $display("Test_vector_passed!!!");
133
134
            //let's do it again with a different input...
        \{A,B\} = 4'b1011; //stimulate the inputs
135
        #25; //wait a bit for the result to propagate
136
137
        //check output
138
        if ({ Carry, Sum} != 3'b101)
          $display("You_are_garbage!");
139
                     else
140
                              $display("Test_vector_passed!!!");
141
142
            //let's do it again with a different input...
143
144
        \{A,B\} = 4'b1100; //stimulate the inputs
145
        #25; //wait a bit for the result to propagate
146
        //check output
        if ({ Carry, Sum} != 3'b011)
147
          $display("You_are_garbage!");
148
149
                     else
                              $display("Test_vector_passed!!!");
150
151
            //let's do it again with a different input...
152
```

```
153
        \{A,B\} = 4'b1101; //stimulate the inputs
154
        #25; //wait a bit for the result to propagate
        //check output
155
        if({Carry, Sum} != 3'b100)
156
          $display("You_are_garbage!");
157
158
                     else
                              $display("Test_vector_passed!!!");
159
160
161
            //let's do it again with a different input...
162
        \{A,B\} = 4'b1110; //stimulate the inputs
163
        #25; //wait a bit for the result to propagate
164
        //check output
        if ({ Carry, Sum} != 3'b101)
165
          $display("You_are_garbage!");
166
167
                     else
                              $display("Test_vector_passed!!!");
168
169
        //let's do it again with a different input...
170
        \{A,B\} = 4'b1111; //stimulate the inputs
171
172
        #25; //wait a bit for the result to propagate
        //check output
173
        if({Carry, Sum} != 3'b110)
174
          $display("You_are_garbage!");
175
176
                     else
                              $display("Test_vector_passed!!!");
177
178
179
        $stop;
180
    end
181
    endmodule
182
```

In the final part of the lab, Verilog code was created to complete the synchronous aspect of the design. The flip-flops were assumed to be ideal thus it will not contribute to any time delay.

Code Block 9: Adder Synchronous

```
'timescale 1ns / 1ps
1
  2
  // Create Date: 16:53:17 10/24/2016
3
  // Module Name: adder_synchronous
4
  // Author Name: Joseph Martinsen
6
7
  module adder_synchronous(Carry_reg, Sum_reg, Clk, A, B);
9
         // Declare Wires
         output reg Carry_reg;
10
11
         output reg [1:0] Sum_reg;
         input wire Clk;
12
         input wire [1:0] A,B;
13
         reg [1:0] A_reg, B_reg;
14
15
         wire Carry;
         wire [1:0] Sum;
16
17
         // Instantiate 2-Bit Adder
18
         adder_2bit
                  a2b0 (Carry, Sum, A_reg, B_reg);
19
20
         // Logice for A and B
21
         always@(posedge Clk)
22
23
                begin
24
                       A_reg \ll A;
25
                       B_reg \ll B;
26
                end
```

In the end, 'define CLOCK PERIOD in the test bench code was changed to 18, 19, and finally 20.

### Results

### Experiment 1

The first test was for the SR-Latch that had a two second delay for each gate.

```
This is a Full version of ISim.

Time resolution is 1 ps

Simulator is doing circuit initialization process.

Finished circuit initialization process.

SR-latch Reset Test passed

SR-latch Hold 0 Test passed

SR-latch Set Test passed

SR-latch Hold 1 Test passed

SR-latch Hold 1 Test passed

SR-latch Reset from Set Test passed

SR-latch Enable Hold Test 1 passed

SR-latch Enable Hold Test 2 passed

SR-latch Enable Hold Test 3 passed

SR-latch Enable Hold Test 4 passed

SR-latch Enable Hold Test 5 passed

SR-latch Enable Hold Test 6 passed

SR-latch Enable Hold Test 8 passed

SR-latch Enable Hold Test 8 passed

SR-latch Enable Hold Test 8 passed
```

Figure 1: SR Latch Test Results




Figure 2: SR Latch Graph

The next test was again for the SR-Latch but this time, the gates had a four second delay instead of two. The test results are below.

```
This is a Full version of ISim.

Time resolution is 1 ps

Simulator is doing circuit initialization process.

Finished circuit initialization process.

SR-latch Reset Test failed: X should be 1

SR-latch Hold 0 Test passed

SR-latch Set Test failed: 3 should be 2

SR-latch Hold 1 Test passed

SR-latch Reset from Set Test failed: 3 should be 1

SR-latch Reset from Set Test failed: 3 should be 1

SR-latch Enable Hold Test 1 passed

SR-latch Enable Hold Test 2 passed

SR-latch Enable Hold Test 3 passed

SR-latch Enable Hold Test 4 passed

SR-latch Enable Hold Test 4 passed

Some tests failed

Stopped at time: 100 ns: in File "/home/ugrads/i/josephmart/prelab/sr_latch_tb.v" Line 72
```

Figure 3: SR Latch2 Test Results




Figure 4: SR Latch2 Graph

The test for the four nanosecond delay failed the first four reset, hold, and set tests. For instances where the four delay was in line with the two delay, the test passed Next, the D-Latch was tested against the provided test bench. The operation matched the given table in the lab. The test results are below.

```
This is a Full version of ISim.

Time resolution is 1 ps
Simulator is doing circuit initialization process.

Finished circuit initialization process.

D-latch Enable Test 1 passed

D-latch Hold Test 2 passed

D-latch Hold Test 1 passed

D-latch Hold Test 2 passed

D-latch Hold Test 3 passed

D-latch Hold Test 4 passed

All tests passed

Stopped at time: 70 ns: in File "/home/ugrads/j/josephmart/prelab/d_latch_tb.v" Line 63
```

Figure 5: D-Latch Test Results



Figure 6: *D-Latch Graph* 

The D flip-flop was then tested against the appropriate test bench with internal nets in the waveform.

```
This is a Full version of ISim.

Time resolution is 1 ps

Simulator is doing circuit initialization process.

Finished circuit initialization process.

D flip-flop Store 0 Test passed

D flip-flop Hold 0 Test passed

D flip-flop Store 1 passed

D flip-flop Store 1 passed

D flip-flop Store 0 Test Again... passed

All tests passed

Stopped at time : 211 ns : in File "/home/ugrads/j/josephmart/prelab/d_flip_flop_tb.v" Line 71
```

Figure 7: D Flip-Flop Tests




Figure 8: D Flip-Flop Graph

The internal nets behaved as expected.

In the final part of **Experiment 1**, the behavioral D-Latch and D flip-flop was tested against their appropriate test benches.

```
This is a Full version of ISim.

Time resolution is 1 ps
Simulator is doing circuit initialization process.

Finished circuit initialization process.

D-latch Enable Test 1 passed
D-latch Hold Test 2 passed
D-latch Hold Test 2 passed
D-latch Hold Test 3 passed
D-latch Hold Test 3 passed
D-latch Hold Test 4 passed
Stopped at time: 70 ns: in File "/home/ugrads/j/josephmart/ecen248/lab08/d_latch_behavioral_tb.v" Line 63
```

Figure 9: D Latch Behavioral Test Results




Figure 10: D Latch Behavioral Graph

```
-----
```

This is a Full version of ISim.

Time resolution is 1 ps

Simulator is doing circuit initialization process.

Finished circuit initialization process.

D flip-flop Store 0 Test passed

D flip-flop Hold 0 Test passed

D flip-flop Store 1 passed

D flip-flop Hold 1 Test passed

flip-flop Store 0 Test Again... passed All tests passed

Stopped at time: 211 ns: in File "/home/ugrads/j/josephmart/ecen248/lab08/d\_flip\_flop\_behavioral\_tb.v" Line 71

Figure 11: D Flip Flop Behavioral Test Results




Figure 12: D Flip Flop Behavioral Graph

The behavioral and structural D flip-flop design looked identical. The structural and behavioral D-latch differed for the first eight nanoseconds where Q and notQ were switched.

### Experiment 2

In **Experiment 2**, the 2-Bit adder was tested against my written test bench. It passed all test vectors.



Figure 13: 2-bit Adder Test Results



Figure 14: 2-Bit Adder Graph

Finally, the synchronous adder circuit was tested against the test bench define CLOCK PERIOD being set to 40. Then with 18, 19, and 20. 40, 18, and 20 are shown below.

```
This is a Full version of ISim.
WARNING: For instance a2b0/fa0/, width 1 of formal port Cin is not equal to width 32 of actual constant.
Time resolution is 1 ps
Simulator is doing circuit initialization process.
Finished circuit initialization process.
      Synchronous Adder Test passed
      Synchronous Adder Test passed
All tests passed
Stopped at time: 660 ns(1): in File "/home/ugrads/j/josephmart/ecen248/lab08/adder_synchronous_tb.v" Line 78
```

Figure 15: Asyc 40 Tests



Figure 16: Asyc 40 Graph

```
This is a Full version of ISim.

WARNING: For instance a2b0/fa0/, width 1 of formal port Cin is not equal to width 32 of actual constant. Time resolution is 1 ps
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Synchronous Adder Test passed
Synchronous Adder Test failed: 07 should be 03
Synchronous Adder Test failed: 00 should be 04
Synchronous Adder Test failed: 06 should be 02
Synchronous Adder Test passed
Synchronous Adder Test passed
Synchronous Adder Test failed: 00 should be 02
Synchronous Adder Test passed
Some tests failed
Stopped at time: 297 ns(1): in File */homeAugrads/h/josephmart/ecen248/lab08/adder_synchronous_tb_v* Line 78
```

Figure 17: Asyc 18 Tests




Figure 18: Asyc 18 Graph

This is a Full version of ISim.

```
WARNING: For instance a2b0/fa0/, width 1 of formal port Cin is not equal to width 32 of actual constant.
Time resolution is 1 ps
Simulator is doing circuit initialization process.
Finished circuit initialization process.
      Synchronous Adder Test passed
      Synchronous Adder Test passed
All tests passed
```

Figure 19: Asyc 20 Tests

Stopped at time: 330 ns(1): in File "/home/ugrads/j/josephmart/ecen248/lab08/adder\_synchronous\_tb.v" Line 78




Figure 20:  $Asyc\ 20\ Graph$ 

The test passed for 40 and 20 and failed for 18 and 19. Thus the shortest 'defineCLOCKPERIOD = 20ns

## Conclusion

In conclusion, this lab exposed me to test bench code by allowing me to create my own for the first time. Also, this lab introduced me to three different type of latches, SR latch, D latch, and D flip-flop latch.

# Questions

1. Include the source code with comments for all modules you simulated. You do not have to include test bench code that was provided; however, you must supply the test bench code that you wrote! Code without comments will not be accepted.

In the report.

- Include screenshots of all wave forms captured during simulation in addition to the test bench console output for each test bench simulation.
   In the report.
- 3. Answer <u>all</u> questions throughout the lab manual.

In the report.

4. Compare the behavioral description of the synchronous adder found in the test bench code with the combination of structural and dataflow Verilog you used in the lab assignment. What are the advantages and disadvantages of each? Which do you prefer and why?

The advantage of utilizing a behavioral description is that it is very simple and to the point because it uses one statement that then decides what kind of output it is going to be. In structural and dataflow Verilog it is precise, but not all that concise. Efficiency is lost because it must look for each specific output rather than just paying attention to the output behavior as a whole. I prefer behavioral Verilog because it seems like it is a whole lot more efficient.

5. Based on the clock period you measured for your synchronous adder, what would be the theoretical maximum clock rate? What would be the effect of increasing the width of the adder on the clock rate? How might you improve the clock rate of the design?

The smallest 'define CLOCK PERIOD that the circuit could of been reduced to and still function was 20 ns which works at a 50MHz clock rate. Increasing the width of the adder would cause the clock rate to drop because it has to work with more inputs. This would result in a greater time delay which would result in a drop in clock rate. Improving the clock rate of the design would be done by decreasing the time delay in the circuit by simplifying the circuit have to use less or by using gates that have a smaller gate delay.

## Student Feedback

1. What did you like most about the lab assignment and why? What did you like least about it and why?

I enjoyed learning about test bench workings. I also liked practicing more with Verilog.

2. Were there any section of the lab manual that were unclear? If so, what was unclear? Do you have any suggestions for improving the clarity?

This lab was very straight forward and provided more guidance than most of the previous labs.

3. What suggestions do you have to improve the overall lab assignment?

Synthesizing the designs onto the Spartan board would of been cool.