

Prelab




Figure 1: *State Diagram for Combination Lock*

Code Block 1: 4-Bit ALU

```

1 module combination_lock_fsm (
2     output reg [2:0] state,
3     output wire Locked, // asserted when locked
4     input wire Right, Left, // indicate direction
5     input wire [4:0] Count, // indicate position
6     input wire Center, // the unlock button
7     input wire Clk, South // clock and reset
8 );
9
10 parameter S0 = 2'b00,
11             S1 = 2'b01,
12             S2 = 2'b10,
13             S3 = 2'b11;
14
15 reg [1:0] state;

```

```

16  reg [1:0] nextState;
17
18
19  always @ ( * ) begin
20      case (state)
21          S0: begin
22              if (Right)
23                  nextState = S1;
24              else
25                  nextState = S0;
26          end
27          S1: begin
28              if (Left && Count == 13)
29                  nextState = S2;
30              else if (Left && Count != 13)
31                  nextState = S1;
32              end
33          S2: begin
34              if (Right == 1 && Count == 7)
35                  nextState = S3;
36              else if (Right == 1 && Count != 7)
37                  nextState = S2
38              end
39          S3: begin
40              if (Center == 1 && Count == 17)
41                  nextState = S4;
42              else if (Center == 1 && Count != 17)
43                  nextState = S3
44              end
45          // S4: begin
46          //     if (condition)

```

```

47      //
48      //   else
49      // end
50      endcase
51  end
52
53  always @ (posedge Clk) begin
54      if (Rst)
55          state <= S0;
56      else
57          state <= nextState;
58      end
59
60      if (state == S4)
61          assign Locked = 0;
62      else
63          assign Locked = 1;
64  endmodule // combination_lock_fsm

```