

Objective

In this lab, students were introduced to latches and flip-flops. These sequential logic circuits will be described in first structural Verilog and then behavioral Verilog. Synchronous sequential circuits will also be introduced towards the end of the lab. Delays will also be added to logic gates for the first time while implementing a clock signal. Finally, students will design one block of code that will include both flip-flops and combinational logic (full adder) to simulate synchronous logic.

Design

Experiment 1

Code Block 1: 4-Bit ALU

```
1 'timescale 1ns / 1ps
2 //////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date:      14:49:20 10/24/2016
7 // Design Name:
8 // Module Name:      sr_latch
9 // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 – File Created
18 // Additional Comments:
```



```

10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////
21
22 module d_latch(Q, notQ, En, D);
23     output wire Q;
24     output wire notQ;
25     input wire En;
26     input wire D;
27
28     wire Dnot;
29     wire nandDnotEN;
30     wire Dn1;
31
32     not #2 (Dnot, D);
33     nand #2 nand0(nandDEN, D, En); //2ns gate delay
34     nand #2 nand1(Q, nandDEN, notQ);
35     nand #2 nand2 (nandDnotEN, Dnot, En);
36     nand #2 nand3 (notQ, Q, nandDnotEN);
37 endmodule // d_latch

```

20 

```

21
22 module d_latch(Q, notQ, En, D);
23     output wire Q;
24     output wire notQ;
25     input wire En;
26     input wire D;
27
28     wire Dnot;
29     wire nandDnotEN;
30     wire Dn1;
31
32     not #2 (Dnot, D);
33     nand #2 nand0(nandDEN, D, En); //2ns gate delay
34     nand #2 nand1(Q, nandDEN, notQ);
35     nand #2 nand2 (nandDnotEN, Dnot, En);
36     nand #2 nand3 (notQ, Q, nandDnotEN);
37 endmodule // d_latch

```

Code Block 3: 4-Bit ALU

1	'timescale 1ns / 1ps
---	----------------------

```

2  //////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date:      15:44:29 10/24/2016
7  // Design Name:
8  // Module Name:      d_flip_flop
9  // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////
21
22 // Use structural Verilog, teh buil-in gate-level
23 // primitives, and our D-latch to construct the D flip-flop described in lo
24
25 module d_flip_flop (Q, notQ, Clk, D);
26     output wire Q, notQ;
27     input wire Clk, D;
28
29     // Internal nets
30     wire notClk, notNotClk;
31     wire Q_m; // Output of master latch
32     wire notQ_m; // notQ_m will be wired to the d_latch but then left unconn

```

```

33
34 // Strcutual level wiring
35 // Instantiate and wire up the not gates here...
36 not #2 not0(notClk, Clk);
37 not #2 not1(notNotClk, notClk);
38
39
40 // Instantiate and wire up the d latches based on schematic in lab
41 d_latch dlMaster(Q_m, notQ_m, notClk, D);
42 d_latch dlSlave(Q, notQ, notNotClk, Q_m);
43
44 endmodule // d_flip_flop

```

Code Block 4: 4-Bit ALU

```

1 'timescale 1ns / 1ps
2 //////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date:      16:00:39 10/24/2016
7 // Design Name:
8 // Module Name:      d_latch_behavioral
9 // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created

```

```

18 // Additional Comments:
19 //
20 //////////////////////////////////////
21 module d_latch_behavioral(
22     output reg Q,
23     output wire notQ,
24     input wire D, En
25 );
26
27     always@(En or D)
28     if (En)
29         Q = D;
30     else
31         Q = Q;
32
33     assign notQ = ~Q;
34
35
36 endmodule

```

Code Block 5: 4-Bit ALU

```

1  'timescale 1ns / 1ps
2  //////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date:      16:06:56 10/24/2016
7  // Design Name:
8  // Module Name:      d_flip_flop_behavioral
9  // Project Name:
10 // Target Devices:

```



```

6 //
7 // Create Date:      16:06:23 10/10/2016
8 // Design Name:
9 // Module Name:      full_adder
10 // Project Name:
11 // Target Devices:
12 // Tool versions:
13 // Description:
14 //
15 // Dependencies:
16 //
17 // Revision:
18 // Revision 0.01 - File Created
19 // Additional Comments:
20 //
21 //////////////////////////////////////
22 module full_adder(S, Cout, A, B, Cin );
23     // Declare input and output ports
24     input wire A, B, Cin;
25     output wire S, Cout;
26
27     // Declare wires
28     wire andBCin, andACin, andAB; // add more
29
30     // Use dataflow to create gatelevel commands
31     assign #6 S = A ^ B ^ Cin; // ^ is XOR
32     assign #4 andAB = A & B;
33     assign #4 andBCin = B & Cin;
34     assign #4 andACin = A & Cin;
35     assign #6 Cout = andAB | andBCin | andACin;
36

```



```

27         wire Cout;
28
29         full_adder fa0(Sum[0], Cout, A[0], B[0], 0);
30         full_adder fa1(Sum[1], Carry, A[1], B[1], Cout );
31
32     endmodule

```

Code Block 8: 4-Bit ALU

```

1  `timescale 1ns / 1ps
2
3  module add_2bit_tb; //a test bench does not have any ports of its own!
4
5      /* Input nets */
6      reg [1:0] A; //these are regs because they are modified in
7      reg [1:0] B; //a behavioral block
8
9      /* Output nets */
10     wire [1:0] Sum; //these are wires because they will be driven
11     wire Carry; //by the instantiated module
12
13     /* Instantiate the Unit Under Test (UUT) */
14     adder_2bit uut ( //this is a different way
15                     .A(A),          //to instantiate a module.
16                     .B(B),          //the nice thing about this style
17                     .Sum(Sum),      //is that the order does not matter!
18                     .Carry(Carry) //notice the ports are in a different order!
19     );
20
21
22     /*-this is a behavioral block which is executed only once! */
23     /*-the statements within this behavioral block are executed */

```

24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54

```
/*-sequentially because we are using blocking statements */  
/*-an '=' sign within a behavioral construct is considered a*  
* blocking statement. We will talk more about this later...*/  
initial  
begin  
  
    /* Initialize inputs*/  
    A = 0;  
    B = 0;  
  
    #25; //just delay 25 ns  
    {A,B} = 4'b0000; //stimulate the inputs  
    #25; //wait a bit for the result to propagate  
    //here is where we could put a check to see if the results  
    //are as expected!  
    if({Carry, Sum} != 3'b000)//you could put your own message here  
        $display("Ah_crap..._something_went_wrong_here...");  
    else  
        $display("Hey!_The_UUT_passed_this_test_vector...");  
    //let's do it again with a different input...  
    {A,B} = 4'b0001; //stimulate the inputs  
    #25; //wait a bit for the result to propagate  
    //check output  
    if({Carry, Sum} != 3'b001)  
        $display("You_are_garbage!");  
    else  
        $display("Test_vector_passed!!!");  
    //okay this is fun... you try it now...  
  
    //let's do it again with a different input...  
    {A,B} = 4'b0010; //stimulate the inputs
```

```

55      #25; //wait a bit for the result to propagate
56      //check output
57      if({Carry , Sum} != 3'b010)
58          $display("You_are_garbage!");
59          else
60              $display("Test_vector_passed!!!");
61
62
63          //let's do it again with a different input...
64      {A,B} = 4'b0011; //stimulate the inputs
65      #25; //wait a bit for the result to propagate
66      //check output
67      if({Carry , Sum} != 3'b011)
68          $display("You_are_garbage!");
69          else
70              $display("Test_vector_passed!!!");
71
72
73          //let's do it again with a different input...
74      {A,B} = 4'b0100; //stimulate the inputs
75      #25; //wait a bit for the result to propagate
76      //check output
77      if({Carry , Sum} != 3'b001)
78          $display("You_are_garbage!");
79          else
80              $display("Test_vector_passed!!!");
81
82
83          //let's do it again with a different input...
84      {A,B} = 4'b0101; //stimulate the inputs
85      #25; //wait a bit for the result to propagate

```

```

86      //check output
87      if({ Carry , Sum} != 3'b010)
88          $display("You_are_garbage!");
89          else
90              $display("Test_vector_passed!!!");
91
92          //let's do it again with a different input...
93      {A,B} = 4'b0110; //stimulate the inputs
94      #25; //wait a bit for the result to propagate
95      //check output
96      if({ Carry , Sum} != 3'b011)
97          $display("You_are_garbage!");
98          else
99              $display("Test_vector_passed!!!");
100
101
102          //let's do it again with a different input...
103      {A,B} = 4'b0111; //stimulate the inputs
104      #25; //wait a bit for the result to propagate
105      //check output
106      if({ Carry , Sum} != 3'b100)
107          $display("You_are_garbage!");
108          else
109              $display("Test_vector_passed!!!");
110
111
112          //let's do it again with a different input...
113      {A,B} = 4'b1000; //stimulate the inputs
114      #25; //wait a bit for the result to propagate
115      //check output
116      if({ Carry , Sum} != 3'b010)

```

```

117         $display("You_are_garbage!");
118         else
119             $display("Test_vector_passed!!!");
120
121
122             //let's do it again with a different input...
123 {A,B} = 4'b1001; //stimulate the inputs
124 #25; //wait a bit for the result to propagate
125 //check output
126 if({Carry, Sum} != 3'b011)
127     $display("You_are_garbage!");
128     else
129         $display("Test_vector_passed!!!");
130
131
132         //let's do it again with a different input...
133 {A,B} = 4'b1010; //stimulate the inputs
134 #25; //wait a bit for the result to propagate
135 //check output
136 if({Carry, Sum} != 3'b100)
137     $display("You_are_garbage!");
138     else
139         $display("Test_vector_passed!!!");
140
141
142         //let's do it again with a different input...
143 {A,B} = 4'b1011; //stimulate the inputs
144 #25; //wait a bit for the result to propagate
145 //check output
146 if({Carry, Sum} != 3'b101)
147     $display("You_are_garbage!");

```

```

148         else
149             $display("Test_vector_passed!!!");
150
151
152             //let's do it again with a different input...
153             {A,B} = 4'b1100; //stimulate the inputs
154             #25; //wait a bit for the result to propagate
155             //check output
156             if({Carry, Sum} != 3'b011)
157                 $display("You_are_garbage!");
158             else
159                 $display("Test_vector_passed!!!");
160
161
162             //let's do it again with a different input...
163             {A,B} = 4'b1101; //stimulate the inputs
164             #25; //wait a bit for the result to propagate
165             //check output
166             if({Carry, Sum} != 3'b100)
167                 $display("You_are_garbage!");
168             else
169                 $display("Test_vector_passed!!!");
170
171
172             //let's do it again with a different input...
173             {A,B} = 4'b1110; //stimulate the inputs
174             #25; //wait a bit for the result to propagate
175             //check output
176             if({Carry, Sum} != 3'b101)
177                 $display("You_are_garbage!");
178             else

```

```

179         $display("Test_vector_passed!!!");
180
181
182         //let's do it again with a different input...
183         {A,B} = 4'b1111; //stimulate the inputs
184         #25; //wait a bit for the result to propagate
185         //check output
186         if({Carry, Sum} != 3'b110)
187             $display("You_are_garbage!");
188         else
189             $display("Test_vector_passed!!!");
190
191         //go through all possible input combinations (2^4 = 16)
192         //cut and paste makes this task a lot easier
193
194         //when we are done, let's stop the simulation
195         $stop;
196     end
197
198 endmodule

```

Code Block 9: 4-Bit ALU

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////
3  // Company:
4  // Engineer:
5  //
6  // Create Date:      16:53:17 10/24/2016
7  // Design Name:
8  // Module Name:      adder_synchronous
9  // Project Name:

```



```

10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////
21 module adder_synchronous(Carry_reg, Sum_reg, Clk, A, B);
22
23     output reg Carry_reg;
24     output reg [1:0] Sum_reg;
25
26     input wire Clk;
27     input wire [1:0] A,B;
28
29
30     reg [1:0] A_reg, B_reg;
31     wire Carry;
32     wire [1:0] Sum;
33
34     adder_2bit a2b0(Carry, Sum, A_reg, B_reg);
35
36
37     always@(posedge Clk)
38         begin
39             A_reg <= A;
40             B_reg <= B;

```

```

41         end
42
43
44     always@(posedge Clk)
45         begin
46             Carry_reg <= Carry;
47             Sum_reg <= Sum;
48         end
49
50
51 endmodule

```

Results

Explain the 2 unit delay to 4 units and explain the results of the simulation (Experiment 1 1.e)

(Experiment 1 3.b) Do the latches behave as expected? Why or why not?

(Experiment 1 4.b) Compare the waveforms you captured from the behavioral Verilog to those captured from the structural. Are they different? If so, how?

Experiment 1

```
-----  
This is a Full version of ISim.  
Time resolution is 1 ps  
Simulator is doing circuit initialization process.  
Finished circuit initialization process.  
    SR-latch Reset Test passed  
    SR-latch Hold 0 Test passed  
    SR-latch Set Test passed  
    SR-latch Hold 1 Test passed  
    SR-latch Reset from Set Test passed  
    SR-latch Enable Hold Test 1 passed  
    SR-latch Enable Hold Test 2 passed  
    SR-latch Enable Hold Test 3 passed  
    SR-latch Enable Hold Test 4 passed  
All tests passed  
Stopped at time : 100 ns : in File "/home/ugrads/i/josephmart/prelab/sr\_latch\_tb.v" Line 72
```

Figure 1: *SR Latch Test Results*




Figure 2: *SR Latch Graph*

 This is a Full version of ISim.
 Time resolution is 1 ps
 Simulator is doing circuit initialization process.
 Finished circuit initialization process.
 SR-latch Reset Test failed: X should be 1
 SR-latch Hold 0 Test passed
 SR-latch Set Test failed: 3 should be 2
 SR-latch Hold 1 Test passed
 SR-latch Reset from Set Test failed: 3 should be 1
 SR-latch Enable Hold Test 1 passed
 SR-latch Enable Hold Test 2 passed
 SR-latch Enable Hold Test 3 passed
 SR-latch Enable Hold Test 4 passed
 Some tests failed
 Stopped at time : 100 ns : in [File "/home/ugrads/j/josephmart/prelab/sr_latch_tb.v" Line 72](#)

Figure 3: *SR Latch2 Test Results*




Figure 4: *SR Latch2 Graph*

```

-----
This is a Full version of ISim.
Time resolution is 1 ps
Simulator is doing circuit initialization process.
Finished circuit initialization process.
  D-latch Enable Test 1 passed
  D-latch Enable Test 2 passed
  D-latch Hold Test 1 passed
  D-latch Hold Test 2 passed
  D-latch Hold Test 3 passed
  D-latch Hold Test 4 passed
All tests passed
Stopped at time : 70 ns : in File "/home/ugrads/j/josephmart/prelab/d\_latch\_tb.v" Line 63
|

```

Figure 5: *D Latch Test Results*




Figure 6: *D Latch Graph*

```

.....
This is a full version of fSim.
Time resolution is 1 ps
Simulator is doing circuit initialization process
Finished circuit initialization process
  D-latch Enable Test 1 passed
  D-latch Enable Test 2 passed
  D-latch Hold Test 1 passed
  D-latch Hold Test 2 passed
  D-latch Hold Test 3 passed
  D-latch Hold Test 4 passed
All tests passed
Stopped at time : 70 ns : in file "D:\home\grads\joseph\mathec\en248\lab8\5_d_latch_behavioral_8.v" line 63

```

Figure 7: *D Latch Behavioral Test Results*




Figure 8: *D Latch Behavioral Graph*

```

.....
This is a full version of fSim
Time resolution is 1 ps
Simulator is doing circuit initialization process.
Finished circuit initialization process.
D Flip-Flop Store 0 Test passed
D Flip-Flop Hold 0 Test passed
D Flip-Flop Store 1 passed
D Flip-Flop Hold 1 Test passed
Flip-Flop Store 0 Test Again... passed
All tests passed
Stopped at time : 211 ns : in file "home\ugrad\josephmatkoc2485\sub08\id_Flip_Flop_behavioral_tb.v" Line 71

```

Figure 9: *D Flip Flop Behavioral Test Results*




Figure 10: *D Flip Flop Behavioral Graph*

Conclutions

Questions

1. Include the source code with comments for all modules you simulated. You do not have to include test bench code that was provided; however, you must supply the test bench code that you wrote! Code without comments will not be accepted.

In the report.

2. Include screenshots of all waveforms captured during simulation in addition to the test bench console output for each test bench simulation.

In the report.

3. Answer all questions throughout the lab manual.

In the report.

4. Compare the behavioral description of the synchronous adder found in the test bench code with the combination of structural and dataflow Verilog you used in the lab assignment. What are the advantages and disadvantages of each? Which do you prefer and why?

5. Based on the clock period you measured for your synchronous adder, what would be the theoretical maximum clock rate? What would be the effect of increasing the width of the adder on the clock rate? How might you improve the clock rate of the design?

Student Feedback

1. What did you like most about the lab assignment and why? What did you like least about it and why?
2. Were there any section of the lab manual that were unclear? If so, what was unclear? Do you have any suggestions for improving the clarity?
3. What suggestions do you have to improve the overall lab assignment?