Prelab




Figure 1: State Diagram for Combination Lock

Code Block 1: 4-Bit ALU

```
module combination_lock_fsm (
1
2
     output reg [2:0] state,
3
     output wire Locked, // asserted when locked
     input wire Right, Left, // indicate direction
4
     input wire [4:0] Count, // indicate position
5
     input wire Center, // the unlock button
6
     input wire Clk, South // clock and reset
7
8
     );
9
10
     parameter S0 = 2'b00,
                S1 = 2'b01,
11
                S2 = 2'b10,
12
                S3 = 2'b11;
13
14
     reg [1:0] state;
15
```

```
reg [1:0] nextState;
16
17
18
     always @ ( * ) begin
19
20
       case (state)
21
         S0: begin
22
            if (Right)
23
              nextState = S1;
24
            else
25
              nextState = S0;
26
            end
27
         S1: begin
            if (Left && Count == 13)
28
              nextState = S2;
29
            else if (Left && Count != 13)
30
31
              nextState = S1;
32
            end
33
         S2: begin
            if (Right == 1 && Count == 7)
34
35
              nextState = S3;
            else if (Right == 1 && Count != 7)
36
              nextState = S2
37
38
            end
39
         S3: begin
            if (Center == 1 && Count == 17)
40
              nextState = S4;
41
42
            else if (Center == 1 && Count != 17)
              nextState = S3
43
            end
44
         // S4: begin
45
         // if (condition)
46
```

```
47
           //
                e\,l\,s\,e
48
          // end
49
        endcase
50
51
      end
52
      always @ (posedge Clk) begin
53
        if (Rst)
54
           state <= S0;
55
56
        else
           state <= nextState;
57
      end
58
59
      if (state = S4)
60
        assign Locked = 0;
61
62
      else
        assign Locked = 1;
63
   \mathbf{endmodule} \ \ // \ \ \mathit{combination\_lock\_fsm}
```