# Objective

The purpose of this lab is to further our knowledge of Verilog and circuit design by walking the student through the process of designing a combination lock. The lock is very similar to the locks found on high school lockers. After building and designing a 3 digit lock, the student will then have to implement a 4-digit lock by modifying the existing design.

# Design

#### Experiment 1

The first part of **Experiment 1** consisted of simulating the implemented design of the Finite State Machine (FSM) given below.




Figure 1: Rotary Combination-Lock State Diagram

Below is the Verilog code for the aforementioned Rotary Combination-Lock state diagram that was tested against the appropriate test bench.

#### Code Block 1: Combination Lock FSM

1 'timescale 1ns / 1ps

```
2
3
   module combination_lock_fsm(output reg [2:0] state,
     output wire Locked, // asserted when locked
4
     input wire Right, Left, // indicate direction
5
     input wire [4:0] Count, // indicate position
6
7
     input wire Center, // the unlock button
8
     input wire Clk, South // clock and reset
9
     );
     // Parameters for the 4 cases
10
     parameter S0 = 3'b000,
11
12
                S1 = 3'b001,
                S2 = 3'b010,
13
                S3 = 3'b011,
14
                S4 = 3'b100,
15
16
17
     reg [2:0] nextState;
18
     always @(*) begin
19
       case (state)
20
         S0: begin
21
22
           if (Right)
                nextState = S1;
23
           else
24
25
                nextState = S0;
26
           end
         S1: begin
27
           if (Left)
28
29
           // If digit is 13
                if(Count = 5'b01101)
30
                    nextState = S2;
31
32
                else
```

```
33
                     nextState = S0;
34
                else
                     nextState = S1;
35
36
            end
37
          S2: begin
38
            if (Right)
            // If digit is 7
39
40
                if (Count = 5'b00111)
41
                     nextState = S3;
42
                else
43
                     nextState = S0;
            else
44
                nextState = S2;
45
            end
46
          S3: begin
47
            if (Left)
48
            // If digit is 17
49
                if (Count = 5'b10001)
50
                     nextState = S4;
51
52
                else
53
                     nextState = S0;
            else
54
55
                nextState = S3;
56
            end
57
          S4: begin
            nextState = S4;
58
59
            end
60
61
   default: begin
62
   nextState = S0;
63 end
```

```
64
        endcase
65
     end
        // If state S$ then unlock
66
        assign Locked = (state == S4) ? 0:1;
67
68
69
        always@ (posedge Clk)
70
            if (South)
                 state \leq S0;
71
72
             else
73
                 state <= nextState;</pre>
74
   endmodule // combination\_lock\_fsm
```

For the 2<sup>nd</sup> part of **Experiment 1**, the top level module was designed. The top level module is a 0-to-19 Up/Down Counter. This module keeps track of the position of the rotary knob located on the FBGA board. The module below was designed with behavioral Verilog and then tested against the appropriate test bench.

Code Block 2: Up/Down Counter

```
'timescale 1ns / 1ps
1
2
   module up_down_counter(
3
4
     output reg [4:0] Count,
     input wire Up, Down,
5
     input wire Clk, South
6
7
     );
8
9
     always @ (posedge Clk) begin
   // If south button press, reset count
10
        if (South)
11
12
          Count \leq 0;
        else if (Up)
13
14
          begin
```

```
15
       //If rotating up add 1, if 19, reset
16
          if (Count = 19)
            Count \leq 0;
17
          else
18
19
            Count \le Count +1;
20
          end
        else if (Down)
21
        //If rotating down subtract 1, if 0, go to 19
22
23
          if (Count = 0)
            Count \leq 19;
24
25
          else
26
            Count \le Count - 1;
27
   end
28
29
   endmodule // up_-down_-counter
```

#### Experiment 2

In the next part of the lab, the previously simulated modules were integrated with a given rotary encoder and LCD driver modules into a top-level module. The rotary combination lock module was set as the top level module. The other modules are as follows: "rotary\_combination\_lock.ucf" (the UCF for the top-level module), "synchronizer.v" (the synchronizer module for the asynchronous inputs), "lcd\_driver.v" (the driver module for the character LCD screen), and "rotary\_encoder\_module.v" (the quadrature decoding module). These modules are below.

Code Block 3: Rotary Combination Lock Top Level Module

```
/* This is the top-level module for our digital *
    *rotary combination-lock based on the diagram *
    *provide in the lab manual */

module rotary_combination_lock(
    /*LCD interface wires make up our output!*/
```

```
7
       output wire LCD_E, LCD_RW, LCD_RS,
8
       output wire [3:0] SF_D,
       /*Let's output state for debugging!*/
9
       output wire [2:0] J1,
10
       input Clk,
11
       /* the buttons and rotary encoder outputs*
12
13
        *provide input to our top-level circuit*/
14
       input Center,
15
       input South,
16
       input wire rotA, rotB
17
   );
18
       /*intermediate nets*/
19
       wire CenterSync, SouthSync;
20
21
       wire Right, Left;
       wire Locked;
22
       wire [4:0] Count;
23
24
       /*synchronize button inputs*/
25
26
       synchronizer syncA(CenterSync, Center, Clk);
       synchronizer syncB(SouthSync, South, Clk);
27
28
       /*wire up rotary encoder module*/
29
30
       rotary_encoder_module U0(
31
             . Left (Left),
             . Right (Right),
32
             . Clk (Clk),
33
             . rotA(rotA),
34
             .rotB(rotB)
35
       );
36
37
```

```
/*wire up combination lock FSM*/
38
39
        combination_lock_fsm U1(
              . Locked (Locked),
40
              . Right (Right),
41
42
              .state(J1),
43
              . Left (Left),
44
              . Center (CenterSync),
45
              . Clk (Clk),
46
              . South (SouthSync),
47
              . Count (Count)
48
        );
49
        /*instantiate up down counter*/
50
        up_down_counter U2(
51
52
             . Count (Count),
             .Up (Left),
53
54
             .Down(Right),
             . Clk (Clk),
55
             . South (South)
56
57
        );
58
        /*hook up LCD driver*/
59
        lcd_driver U3(Clk, South, Count, Locked, SF_D, LCD_E,
60
61
            LCD_RS, LCD_RW);
62
63
   endmodule
```

### Code Block 4: Rotary Combination Lock UCF File

```
#push buttons
NET "South" LOC = "K17" | IOSTANDARD = LVTTL | PULLDOWN ;
NET "Center" LOC = "V16" | IOSTANDARD = LVTTL | PULLDOWN ;
```

```
4
5 | #rotary encoder
6 NET "rotA" LOC = "K18" | IOSTANDARD = LVTTL | PULLUP ;
  NET "rotB" LOC = "G18" | IOSTANDARD = LVTTL | PULLUP ;
8
9
  #J1 connector for debugging!
  NET "J1<0>" LOC = "B4" | IOSTANDARD = LVTTL | SLEW = SLOW
11
      DRIVE = 6;
12
   NET "J1<1>" LOC = "A4" | IOSTANDARD = LVTTL | SLEW = SLOW
      | DRIVE = 6 ;
13
14
   NET "J1<2>" LOC = "D5" | IOSTANDARD = LVTTL | SLEW = SLOW
      | DRIVE = 6 ;
15
16
17 #Clock
  NET "Clk" LOC = "C9";
18
19
  NET "Clk" PERIOD = 20.0 \, ns HIGH 40\%;
20
21 #LCD interface signals
  NET "LCD_E" LOC = "M18" | IOSTANDARD = LVCMOS33 | DRIVE = 4
22
23
       | SLEW = SLOW ;
   NET "LCD_RS" LOC = "L18" | IOSTANDARD = LVCMOS33 | DRIVE = 4
24
25
       | SLEW = SLOW ;
  NET "LCD_RW" LOC = "L17" | IOSTANDARD = LVCMOS33 | DRIVE = 4
26
27
       | SLEW = SLOW ;
28
   #The LCD four-bit data interface is shared with the StrataFlash
   NET "SF_D [0]" LOC = "R15" | IOSTANDARD = LVCMOS33 | DRIVE = 4
29
       | SLEW = SLOW ;
30
   NET "SF_D[1]" LOC = "R16" | IOSTANDARD = LVCMOS33 | DRIVE = 4
31
32
       | SLEW = SLOW ;
33 NET "SF_D [2]" LOC = "P17" | IOSTANDARD = LVCMOS33 | DRIVE = 4
      | SLEW = SLOW ;
34
```

```
35 NET "SF_D[3]" LOC = "M15" | IOSTANDARD = LVCMOS33 | DRIVE = 4
36 | SLEW = SLOW ;
```

## Code Block 5: Synchronizer Module

```
/* This module provides the synchronization
1
2
    *necessary to prevent metastability when
3
    *transitioning from an asynchronous to a
    *synchronous domain. In other words, when
4
    *we bring an input signal in from the FPGA
5
    *board into a clocked domain, we must do
6
7
    * this buffering!
                                                    */
8
9
   module synchronizer (
10
        output wire OutSignal,
11
        input wire InSignal,
12
        input wire Clk
13
   );
14
        /*intermediate nets*/
15
        reg buff0, buff1, buff2;
16
17
        always@(posedge Clk)
18
19
                begin
20
                   buff0 <= InSignal;
21
                   buff1 \le buff0;
                   buff2 \le buff1;
22
23
                end
24
        assign OutSignal = buff2;
25
26
   endmodule
27
```

#### Code Block 6: LCD Driver Module

```
1
   'timescale 1ns / 1ps
   /* this module generates the interface signal necessary to*
2
    *communicate with the character LCD on the Spartan 3e
3
    *This code was modified from earlier semesters of 248
4
5
6
   module lcd_driver(clk, reset, Position, Locked, SF_D, LCD_E,
           LCD_RS, LCD_RW);
   input [4:0] Position; //position of rotary knob
8
   input Locked; //output of rotary combination FSM
9
10
   input clk , reset;
11
   /*needed at end of code to construct display output*/
12
   reg [63:0] status_ascii; //8 characters for LOCKED or UNLOCKED
13
   reg [15:0] count_ascii; //2 characters for decimal value of
14
15
   // count
16
17
   //This is ***** code but I don't have time to fix it right now
   output [3:0] SF_D;
18
   reg [3:0] SF_D=4'd0;
19
20
   output LCD_E, LCD_RS, LCD_RW;
21
   reg LCD_E=1'b0;
22
   reg LCD_RS=1'b0;
23
   reg LCD_RW=1'b0;
   reg [20:0] count = 21'd0;
24
25
   reg [7:0] d=8'd0;
   wire [255:0] display_data;
26
27
   //Sequential Logic to generate Timing
28
```

```
always @ (posedge clk)
29
30
   begin
   case (reset)
31
   1'b1:
32
33
   begin
34
            count \ll count + 21'd1;
35
            if ((count = 21'd750000) & (d==8'd0))
36
            begin
37
                     d \le d + 8'd1;
38
                     count \ll 21'd0;
39
                     SF_D \le 4'b0011;
                     LCD_E \leftarrow 1'b1;
40
41
            end
            if ((count = 21'd20) \&\& (d==8'd1))
42
43
            begin
44
                     d \le d + 8'd1;
                     count <= 21'd0;
45
                     SF_D \le 4'b0000;
46
                     LCD_E \le 1'b0;
47
48
            end
            if ((count = 21'd205000) & (d==8'd2))
49
            begin
50
51
                     d \le d + 8'd1;
52
                     count \ll 21'd0;
                     SF_D \le 4'b0011;
53
                     LCD_E \le 1'b1;
54
55
            end
            if ((count = 21'd20) \&\& (d==8'd3))
56
57
            begin
58
                     d \le d + 8'd1;
59
                     count <= 21'd0;
```

```
60
                     SF_D \le 4'b0000;
61
                     LCD_E \le 1'b0;
62
            end
            if ((count = 21'd5000) &&(d==8'd4))
63
64
            begin
65
                     d \le d + 8'd1;
66
                     count <= 21'd0;
67
                     SF_D \le 4'b0011;
68
                     LCD_E \ll 1'b1;
69
            end
70
            if ((count = 21'd20) \&\& (d==8'd5))
71
            begin
72
                     d \le d + 8'd1;
73
                     count \ll 21'd0;
74
                     SF_D \le 4'b0000;
75
                     LCD_E \le 1'b0;
76
            end
            if ((count = 21'd2200) & (d==8'd6))
77
            begin
78
79
                     d \le d + 8'd1;
                     count <= 21'd0;
80
                     SF_D \le 4'b0010;
81
82
                     LCD_E \le 1'b1;
83
            end
            if ((count = 21'd20) \&\& (d==8'd7))
84
85
            begin
                     d \le d + 8'd1;
86
                     count <= 21'd0;
87
88
                     SF_D \le 4'b0000;
89
                     LCD_E \le 1'b0;
90
            end
```

```
91
             //DISPLAY CONFIG
92
             //Function Set Command
             if ((count = 21'd2200) \&\& (d==8'd8))
93
94
             begin
95
                       d \le d + 8'd1;
96
                       count <= 21'd0;
97
                       SF_D \le 4'b0010;
98
                      LCD_E \leq 1'b1;
99
             end
100
             if ((count = 21'd20) \&\& (d==8'd9))
101
             begin
102
                       d \le d + 8'd1;
103
                       count \ll 21'd0;
104
                       SF_D \le 4'b0000;
105
                      LCD_E \le 1'b0;
106
             end
             if ((count = 21'd60) \&\& (d==8'd10))
107
             \mathbf{begin}
108
109
                       d \le d + 8'd1;
110
                       count <= 21'd0;
                       SF_D \le 4'b1000;
111
                      LCD_E \leftarrow 1'b1;
112
113
             end
114
             if ((count = 21'd20) \&\& (d==8'd11))
115
             begin
                       d \le d + 8'd1;
116
                       count <= 21'd0;
117
                       SF_D \le 4'b0000;
118
119
                      LCD_E \le 1'b0;
120
             end
             //Entry Mode Set Command
121
```

```
122
             if ((count = 21'd2200) & (d=8'd12))
123
             begin
124
                      d \le d + 8'd1;
125
                      count <= 21'd0;
126
                      SF_D \le 4'b0000;
127
                      LCD_E \le 1'b1;
128
             end
129
             if ((count = 21'd20) \&\& (d==8'd13))
130
             begin
131
                      d \le d + 8'd1;
132
                      count <= 21'd0;
133
                      SF_D \le 4'b0000;
134
                      LCD_E \le 1'b0;
135
             end
136
             if ((count = 21'd60) & (d==8'd14))
137
             begin
138
                      d \le d + 8'd1;
139
                      count \ll 21'd0;
                      SF_D \le 4'b0110;
140
141
                      LCD_E \ll 1'b1;
142
             end
             if ((count = 21'd20) \&\& (d==8'd15))
143
144
             begin
145
                      d \le d + 8'd1;
146
                      count <= 21'd0;
147
                      SF_D \le 4'b0000;
                      LCD_E \le 1'b0;
148
149
             end
             //Display ON/OFF command
150
             if ((count = 21'd2200) \& (d==8'd16))
151
             begin
152
```

```
153
                      d \le d + 8'd1;
154
                      count <= 21'd0;
155
                      SF_D \le 4'b0000;
156
                      LCD_E \le 1'b1;
157
             end
158
             if ((count = 21'd20) & (d==8'd17))
159
             begin
160
                      d \le d + 8'd1;
161
                      count <= 21'd0;
162
                      SF_D \le 4'b0000;
163
                      LCD_E \ll 1'b0;
164
             end
165
             if ((count = 21'd60) & (d==8'd18))
166
             begin
167
                      d \le d + 8'd1;
168
                      count \ll 21'd0;
                      SF_D \le 4'b1111;
169
                      LCD_E \leftarrow 1'b1;
170
171
             end
172
             if ((count = 21'd20) \&\& (d==8'd19))
             begin
173
                      d \le d + 8'd1;
174
175
                      count <= 21'd0;
176
                      SF_D \le 4'b0000;
177
                      LCD_E \ll 1'b0;
178
             end
             //Clear\ Display
179
             if ((count = 21'd2200) & (d==8'd20))
180
181
             begin
182
                      d \le d + 8'd1;
                      count <= 21'd0;
183
```

```
184
                      SF_D \le 4'b0000;
185
                      LCD_E \le 1'b1;
186
             end
             if ((count = 21'd20) & (d=8'd21))
187
188
             begin
189
                      d \le d + 8'd1;
                      count <= 21'd0;
190
191
                      SF_D \le 4'b0000;
192
                      LCD_E \ll 1'b0;
193
             end
194
             if ((count = 21'd60) \&\& (d==8'd22))
195
             begin
196
                      d \le d + 8'd1;
197
                      count \ll 21'd0;
198
                      SF_D \le 4'b0001;
199
                      LCD_E \leftarrow 1'b1;
200
             end
             if ((count = 21'd20) \&\& (d==8'd23))
201
202
             begin
203
                      d \le d + 8'd1;
                      count <= 21'd0;
204
205
                      SF_D \le 4'b0000;
206
                      LCD_E \ll 1'b0;
207
             end
208
             if ((count = 21'd80000) & (d==8'd24))
209
             begin
210
                      d \le d + 8'd1;
                      count <= 21'd0;
211
212
                      SF_D \le 4'b0000;
213
                      LCD_E \le 1'b0;
214
             end
```

```
215
    end
216
217
    1'b0:
218
    begin
219
             count \ll count + 21'd1;
220
             //Write Address and Data
221
             //Write Initial Address
222
             if ((count = 21'd2000) & (d==8'd25))
223
             begin
224
                      d \le d + 8'd1;
225
                      count <= 21'd0;
226
                      SF_D \le 4'b1000;
227
                      LCD_E \le 1'b1;
228
                      LCD_RS \le 1'b0;
229
                      LCDRW <=1'b0;
230
             end
             if ((count = 21'd20) \&\& (d==8'd26))
231
232
             begin
                      d \le d + 8'd1;
233
234
                      count <= 21'd0;
                      SF_D \le 4'b0000;
235
236
                      LCD_E \le 1'b0;
237
                      LCD_RS \le 1'b0;
238
                      LCDRW <=1'b0;
239
             end
             if ((count = 21'd60) \&\& (d==8'd27))
240
241
             begin
242
                      d \le d + 8'd1;
243
                      count <= 21'd0;
244
                      SF_D \le 4'b0000;
245
                      LCD_E \le 1'b1;
```

```
246
                      LCD_RS \le 1'b0;
247
                      LCDRW \le 1'b0;
248
             end
             if ((count = 21'd20) & (d==8'd28))
249
250
             begin
251
                      d \le d + 8'd1;
252
                      count <= 21'd0;
253
                      SF_D \le 4'b0000;
254
                      LCD_E \ll 1'b0;
255
             end
256
             //Write Data=1 on each first space
             if ((count = 21'd2200) & (d=8'd29))
257
258
             begin
259
                      d \le d + 8'd1;
260
                      count <= 21'd0;
261
                      SF_D \leftarrow display_data[255:252];
262
                      LCD_E \le 1'b1;
263
                      LCD_RS \ll 1'b1;
264
                      LCDRW \le 1'b0;
265
             end
266
             if ((count = 21'd20) \&\& (d==8'd30))
267
268
             begin
269
                      d \le d + 8'd1;
270
                      count \ll 21'd0;
271
                      SF_D \le 4'b0000;
272
                      LCD_E \le 1'b0;
273
             end
274
             if ((count = 21'd60) \&\& (d==8'd31))
275
             begin
                      d \le d + 8'd1;
276
```

```
277
                      count <= 21'd0;
278
                      SF_D \ll display_data[251:248];
279
                      LCD_E \le 1'b1;
                      LCD\_RS \le 1'b1;
280
281
                      LCDRW \le 1'b0;
282
             end
283
             if ((count = 21'd20) \&\& (d==8'd32))
284
             begin
285
                      d \le d + 8'd1;
286
                      count <= 21'd0;
287
                      SF_D \le 4'b0000;
288
                      LCD_E \le 1'b0;
289
             end
290
             //Data=2
291
             if ((count = 21'd2200) \& (d==8'd33))
292
             begin
                      d \le d + 8'd1;
293
294
                      count \ll 21'd0;
295
                      SF_D \ll display_data[247:244];
296
                      LCD_E \le 1'b1;
                      LCD_RS \le 1'b1;
297
298
                      LCDRW \le 1'b0;
299
300
             end
301
             if ((count = 21'd20) & (d==8'd34))
302
             begin
303
                      d \le d + 8'd1;
304
                      count <= 21'd0;
305
                      SF_D \le 4'b0000;
306
                      LCD_E \le 1'b0;
307
             end
```

```
308
             if ((count = 21'd60) & (d==8'd35))
309
             begin
310
                      d \le d + 8'd1;
311
                      count \ll 21'd0;
312
                      SF_D <= display_data[243:240];
313
                      LCD_E \le 1'b1;
314
                      LCD_RS \le 1'b1;
315
                      LCDRW \le 1'b0;
316
             end
317
             if ((count = 21'd20) \&\& (d==8'd36))
318
             begin
319
                      d \le d + 8'd1;
320
                      count <= 21'd0;
321
                      SF_D \le 4'b0000;
322
                      LCD_E \le 1'b0;
323
             end
324
             //Data=3
             if ((count = 21'd2200) & (d=8'd37))
325
326
             begin
327
                      d \le d + 8'd1;
                      count <= 21'd0;
328
329
                      SF_D \ll display_data[239:236];
330
                      LCD_E \ll 1'b1;
331
                      LCD_RS \ll 1'b1;
332
                      LCDRW \le 1'b0;
333
334
             end
             if ((count = 21'd20) \&\& (d==8'd38))
335
336
             begin
337
                      d \le d + 8'd1;
                      count <= 21'd0;
338
```

```
339
                      SF_D \le 4'b0000;
340
                      LCD_E \le 1'b0;
341
             end
             if ((count = 21'd60) \& (d=8'd39))
342
343
             begin
344
                      d \le d + 8'd1;
345
                      count <= 21'd0;
346
                      SF_D \ll display_data[235:232];
347
                      LCD_E \le 1'b1;
348
                      LCD_RS \le 1'b1;
349
                      LCDRW \le 1'b0;
350
             end
351
             if ((count = 21'd20) & (d==8'd40))
352
             begin
353
                      d \le d + 8'd1;
354
                      count \ll 21'd0;
355
                      SF_D \le 4'b0000;
                      LCD_E \leftarrow 1'b0;
356
             end
357
358
             //Data=4
             if ((count = 21'd2200) & (d==8'd41))
359
360
             begin
361
                      d \le d + 8'd1;
362
                      count \ll 21'd0;
363
                      SF_D \ll display_data[231:228];
364
                      LCD_E \le 1'b1;
365
                      LCD_RS \ll 1'b1;
                      LCDRW \le 1'b0;
366
367
368
             end
             if ((count = 21'd20) \&\& (d==8'd42))
369
```

```
370
             begin
371
                       d \le d + 8'd1;
372
                       count <= 21'd0;
373
                       SF_D \le 4'b0000;
374
                      LCD_E \le 1'b0;
375
             end
376
              if ((count = 21'd60) \&\& (d==8'd43))
377
             begin
                       d \le d + 8'd1;
378
379
                       count <= 21'd0;
380
                       SF_D \ll display_data[227:224];
381
                      LCD_E \leftarrow 1'b1;
382
                      LCD_RS \le 1'b1;
383
                      LCDRW \le 1'b0;
384
             end
385
             if ((count = 21'd20) & (d==8'd44))
386
             begin
                       d \le d + 8'd1;
387
                       count <= 21'd0;
388
389
                       SF_D \le 4'b0000;
390
                       LCD_E \leftarrow 1'b0;
391
             end
             //Data=5
392
393
             if ((count = 21'd2200) & (d=8'd45))
394
             begin
395
                       d \le d + 8'd1;
396
                       count <= 21'd0;
397
                       SF_D \ll display_data[223:220];
                       LCD_E \leftarrow 1'b1;
398
399
                      LCD_RS \le 1'b1;
400
                      LCDRW \le 1'b0;
```

```
401
402
             end
             if ((count = 21'd20) & (d=8'd46))
403
404
             begin
405
                      d \le d + 8'd1;
406
                      count <= 21'd0;
407
                      SF_D \le 4'b0000;
                      LCD\_E \iff 1'b0;
408
409
             end
410
             if ((count = 21'd60) & (d==8'd47))
411
             begin
412
                      d \le d + 8'd1;
413
                      count \ll 21'd0;
414
                      SF_D \ll display_data[219:216];
415
                      LCD_E \le 1'b1;
416
                      LCD_RS \le 1'b1;
417
                      LCDRW \le 1'b0;
418
             end
             if ((count = 21'd20) \&\& (d==8'd48))
419
420
             begin
                      d \le d + 8'd1;
421
422
                      count <= 21'd0;
423
                      SF_D \le 4'b0000;
424
                      LCD_E \le 1'b0;
425
             end
426
             //Data=6
             if ((count = 21'd2200) & (d=8'd49))
427
428
             begin
429
                      d \le d + 8'd1;
                      count <= 21'd0;
430
                      SF_D \ll display_data[215:212];
431
```

```
432
                      LCD_E \le 1'b1;
433
                      LCD_RS \le 1'b1;
434
                      LCDRW \le 1'b0;
435
436
             end
437
             if ((count = 21'd20) \&\& (d==8'd50))
438
             begin
439
                      d \le d + 8'd1;
440
                      count <= 21'd0;
441
                      SF_D \le 4'b0000;
442
                      LCD_E \ll 1'b0;
443
             end
444
             if ((count = 21'd60) & (d==8'd51))
445
             begin
446
                      d \le d + 8'd1;
447
                      count <= 21'd0;
448
                      SF_D \ll display_data[211:208];
449
                      LCD_E \le 1'b1;
                      LCD_RS \le 1'b1;
450
451
                      LCDRW \le 1'b0;
             end
452
             if ((count = 21'd20) \&\& (d==8'd52))
453
454
             begin
455
                      d \le d + 8'd1;
456
                      count \ll 21'd0;
457
                      SF_D \le 4'b0000;
                      LCD_E \le 1'b0;
458
             end
459
460
             //Data=7
             if ((count = 21'd2200) & (d==8'd53))
461
             begin
462
```

```
463
                      d \le d + 8'd1;
464
                      count <= 21'd0;
465
                      SF_D \ll display_data[207:204];
466
                      LCD_E \le 1'b1;
467
                      LCD_RS \le 1'b1;
468
                      LCDRW \le 1'b0;
469
470
             end
471
             if ((count = 21'd20) \&\& (d==8'd54))
472
             begin
                      d \le d + 8'd1;
473
474
                      count \ll 21'd0;
475
                      SF_D \le 4'b0000;
476
                      LCD_E \le 1'b0;
477
             end
478
             if ((count = 21'd60) & (d==8'd55))
479
             begin
                      d \le d + 8'd1;
480
481
                      count \ll 21'd0;
482
                      SF_D \ll display_data[203:200];
                      LCD_E \leftarrow 1'b1;
483
                      LCD_RS \le 1'b1;
484
485
                      LCDRW \le 1'b0;
486
             end
487
             if ((count = 21'd20) & (d==8'd56))
488
             begin
489
                      d \le d + 8'd1;
490
                      count <= 21'd0;
491
                      SF_D \le 4'b0000;
492
                      LCD_E \le 1'b0;
493
             end
```

```
494
             //Data=8
495
             if ((count = 21'd2200) \& (d==8'd57))
496
             begin
497
                      d \le d + 8'd1;
498
                      count <= 21'd0;
499
                      SF_D <= display_data[199:196];
500
                      LCD_{-}E \le 1'b1;
501
                      LCD_RS \le 1'b1;
502
                      LCDRW \le 1'b0;
503
504
             end
505
             if ((count = 21'd20) \&\& (d==8'd58))
506
             begin
507
                      d \le d + 8'd1;
508
                      count \ll 21'd0;
                      SF_D \le 4'b0000;
509
                      LCD_E \leftarrow 1'b0;
510
511
             end
             if ((count = 21'd60) \&\& (d==8'd59))
512
513
             begin
                      d \le d + 8'd1;
514
                      count <= 21'd0;
515
516
                      SF_D \ll display_data[195:192];
517
                      LCD_E \ll 1'b1;
518
                      LCD_RS \ll 1'b1;
519
                      LCDRW \le 1'b0;
520
             end
521
             if ((count = 21'd20) \&\& (d==8'd60))
522
             begin
523
                      d \le d + 8'd1;
524
                      count <= 21'd0;
```

```
525
                      SF_D \le 4'b0000;
526
                      LCD_E \le 1'b0;
527
             end
528
             //Data=9
529
             if ((count = 21'd2200) & (d==8'd61))
530
             begin
531
                      d \le d + 8'd1;
532
                      count <= 21'd0;
533
                      SF_D <= display_data[191:188];
534
                      LCD_E \ll 1'b1;
535
                      LCD_RS \le 1'b1;
536
                      LCDRW \le 1'b0;
537
538
             end
539
             if ((count = 21'd20) & (d==8'd62))
540
             begin
541
                      d \le d + 8'd1;
542
                      count \ll 21'd0;
                      SF_D \le 4'b0000;
543
544
                      LCD_E \ll 1'b0;
545
             end
             if ((count = 21'd60) \&\& (d==8'd63))
546
547
             begin
548
                      d \le d + 8'd1;
549
                      count <= 21'd0;
550
                      SF_D \ll display_data[187:184];
551
                      LCD_E \le 1'b1;
                      LCD_RS \le 1'b1;
552
553
                      LCDRW \le 1'b0;
554
             end
             if ((count = 21'd20) \&\& (d==8'd64))
555
```

```
556
             begin
557
                      d \le d + 8'd1;
                      count <= 21'd0;
558
                      SF_D \le 4'b0000;
559
560
                      LCD_E \le 1'b0;
561
             end
562
             //Data=10
563
             if ((count = 21'd2200) \& (d=8'd65))
564
             begin
565
                      d \le d + 8'd1;
566
                      count <= 21'd0;
567
                      SF_D <= display_data[183:180];
568
                      LCD_E \le 1'b1;
569
                      LCD_RS \le 1'b1;
570
                      LCDRW \le 1'b0;
571
572
             end
             if ((count = 21'd20) \&\& (d==8'd66))
573
             begin
574
575
                      d \le d + 8'd1;
                      count <= 21'd0;
576
                      SF_D \le 4'b0000;
577
578
                      LCD_E \ll 1'b0;
579
             end
             if ((count = 21'd60) \&\& (d==8'd67))
580
581
             begin
582
                      d \le d + 8'd1;
                      count <= 21'd0;
583
584
                      SF_D \ll display_data[179:176];
585
                      LCD_E \le 1'b1;
                      LCD_RS \le 1'b1;
586
```

```
587
                      LCDRW \le 1'b0;
588
             end
             if ((count = 21'd20) & (d==8'd68))
589
590
             begin
591
                      d \le d + 8'd1;
592
                      count <= 21'd0;
593
                      SF_D \le 4'b0000;
594
                      LCD_E \leq 1'b0;
595
             end
596
             //Data=11
597
             if ((count = 21'd2200) & (d==8'd69))
598
             begin
599
                      d \le d + 8'd1;
600
                      count <= 21'd0;
601
                      SF_D \ll display_data[175:172];
602
                      LCD_E \le 1'b1;
                      LCD_RS \le 1'b1;
603
604
                      LCDRW \le 1'b0;
605
606
             end
607
             if ((count = 21'd20) \&\& (d==8'd70))
             begin
608
609
                      d \le d + 8'd1;
610
                      count <= 21'd0;
611
                      SF_D \le 4'b0000;
612
                      LCD_E \le 1'b0;
613
             end
             if ((count = 21'd60) & (d==8'd71))
614
615
             begin
616
                      d \le d + 8'd1;
                      count <= 21'd0;
617
```

```
618
                      SF_D <= display_data[171:168];
619
                      LCD_E \le 1'b1;
620
                      LCD_RS \le 1'b1;
621
                      LCDRW \le 1'b0;
622
             end
623
             if ((count = 21'd20) \&\& (d==8'd72))
624
             begin
625
                      d \le d + 8'd1;
626
                      count <= 21'd0;
627
                      SF_D \le 4'b0000;
628
                      LCD_E \ll 1'b0;
629
             end
630
             //Data=12
631
             if ((count = 21'd2200) \& (d==8'd73))
632
             begin
633
                      d \le d + 8'd1;
                      count <= 21'd0;
634
                      SF_D \ll display_data[167:164];
635
                      LCD_E \le 1'b1;
636
637
                      LCD_RS \le 1'b1;
                      LCDRW \le 1'b0;
638
639
640
             end
641
             if ((count = 21'd20) \&\& (d==8'd74))
642
             begin
                      d \le d + 8'd1;
643
644
                      count \ll 21'd0;
645
                      SF_D \le 4'b0000;
646
                      LCD_E \le 1'b0;
647
             end
             if ((count = 21'd60) \&\& (d==8'd75))
648
```

```
649
             begin
650
                      d \le d + 8'd1;
651
                      count <= 21'd0;
652
                      SF_D <= display_data[163:160];
653
                      LCD_E \le 1'b1;
654
                      LCD_RS \le 1'b1;
655
                      LCDRW \le 1'b0;
656
             end
657
             if ((count = 21'd20) \&\& (d==8'd76))
658
             begin
659
                      d \le d + 8'd1;
660
                      count <= 21'd0;
661
                      SF_D \le 4'b0000;
662
                      LCD_E \le 1'b0;
663
             end
664
             //Data=13
             if ((count = 21'd2200) & (d=8'd77))
665
666
             begin
667
                      d \le d + 8'd1;
668
                      count <= 21'd0;
669
                      SF_D <= display_data[159:156];
                      LCD_E \leftarrow 1'b1;
670
671
                      LCD_RS \ll 1'b1;
672
                      LCDRW \le 1'b0;
673
674
             end
             if ((count = 21'd20) \&\& (d==8'd78))
675
676
             begin
677
                      d \le d + 8'd1;
678
                      count <= 21'd0;
679
                      SF_D \le 4'b0000;
```

```
680
                      LCD_E \ll 1'b0;
681
             end
             if ((count = 21'd60) & (d=8'd79))
682
683
             begin
684
                      d \le d + 8'd1;
685
                      count <= 21'd0;
686
                      SF_D \ll display_data[155:152];
687
                      LCD_E \le 1'b1;
688
                      LCD_RS \le 1'b1;
689
                      LCDRW \le 1'b0;
690
             end
691
             if ((count = 21'd20) & (d==8'd80))
692
             begin
693
                      d \le d + 8'd1;
694
                      count \ll 21'd0;
                      SF_D \le 4'b0000;
695
                      LCD_E \ll 1'b0;
696
697
             end
698
             //Data=14
699
             if ((count = 21'd2200) & (d==8'd81))
700
             begin
701
                      d \le d + 8'd1;
702
                      count \ll 21'd0;
703
                      SF_D \ll display_data[151:148];
704
                      LCD_E \ll 1'b1;
705
                      LCD_RS \le 1'b1;
706
                      LCDRW \le 1'b0;
707
708
             end
709
             if ((count = 21'd20) \&\& (d==8'd82))
             begin
710
```

```
711
                      d \le d + 8'd1;
712
                      count <= 21'd0;
713
                      SF_D \le 4'b0000;
714
                      LCD_E \le 1'b0;
715
             end
716
             if ((count = 21'd60) \&\& (d==8'd83))
717
             begin
718
                      d \le d + 8'd1;
719
                      count <= 21'd0;
720
                      SF_D <= display_data[147:144];
721
                      LCD_E \ll 1'b1;
722
                      LCD_RS \le 1'b1;
723
                      LCDRW \le 1'b0;
724
             end
725
             if ((count = 21'd20) \&\& (d==8'd84))
726
             begin
727
                      d \le d + 8'd1;
728
                      count \ll 21'd0;
729
                      SF_D \le 4'b0000;
730
                      LCD_E \ll 1'b0;
             end
731
             //Data=15
732
             if ((count = 21'd2200) & (d=8'd85))
733
734
             begin
735
                      d \le d + 8'd1;
736
                      count \ll 21'd0;
737
                      SF_D \ll display_data[143:140];
738
                      LCD_E \le 1'b1;
739
                      LCD_RS \le 1'b1;
740
                      LCDRW \le 1'b0;
741
```

```
742
             end
743
             if ((count = 21'd20) & (d==8'd86))
744
             begin
745
                      d \le d + 8'd1;
746
                      count <= 21'd0;
747
                      SF_D \le 4'b0000;
748
                      LCD_{-}E \le 1'b0;
749
             end
750
             if ((count = 21'd60) \&\& (d==8'd87))
751
             begin
                      d \le d + 8'd1;
752
753
                      count \ll 21'd0;
754
                      SF_D <= display_data[139:136];
755
                      LCD_E \le 1'b1;
756
                      LCD_RS \le 1'b1;
757
                      LCDRW \le 1'b0;
758
             end
             if ((count = 21'd20) \&\& (d==8'd88))
759
             begin
760
761
                      d \le d + 8'd1;
                      count <= 21'd0;
762
763
                      SF_D \le 4'b0000;
764
                      LCD_E \ll 1'b0;
765
             end
766
             //Data=16
             if ((count = 21'd2200) \& (d==8'd89))
767
768
             begin
                      d \le d + 8'd1;
769
770
                      count <= 21'd0;
771
                      SF_D \ll display_data[135:132];
772
                      LCD_E \le 1'b1;
```

```
773
                      LCD_RS \le 1'b1;
774
                      LCDRW \le 1'b0;
775
776
             end
777
             if ((count = 21'd20) & (d==8'd90))
778
             begin
779
                      d \le d + 8'd1;
780
                      count <= 21'd0;
781
                      SF_D \le 4'b0000;
782
                      LCD_E \ll 1'b0;
783
             end
784
             if ((count = 21'd60) & (d==8'd91))
785
             begin
786
                      d \le d + 8'd1;
787
                      count \ll 21'd0;
788
                      SF_D <= display_data[131:128];
                      LCD_E \ll 1'b1;
789
790
                      LCD_RS \le 1'b1;
791
                      LCDRW \le 1'b0;
792
             end
             if ((count = 21'd20) \&\& (d==8'd92))
793
             begin
794
795
                      d \le d + 8'd1;
796
                      count \ll 21'd0;
797
                      SF_D \le 4'b0000;
798
                      LCD_E \le 1'b0;
799
             end
800
             //Write 2nd Line Initial Address
801
             if ((count = 21'd2000) & (d==8'd93))
802
             begin
                      d \le d + 8'd1;
803
```

```
804
                       count <= 21'd0;
805
                      SF_D \le 4'b1100;
806
                      LCD_E \leq 1'b1;
807
                      LCD_RS \le 1'b0;
808
                      LCDRW \le 1'b0;
809
             end
810
             if ((count = 21'd20) \&\& (d==8'd94))
811
             begin
812
                      d \le d + 8'd1;
813
                       count <= 21'd0;
814
                      SF_D \le 4'b0000;
815
                      LCD_E \le 1'b0;
816
             end
817
             if ((count = 21'd60) \&\& (d==8'd95))
818
             begin
819
                      d \le d + 8'd1;
                       count <= 21'd0;
820
                      SF_D \le 4'b0000;
821
822
                      LCD_E \le 1'b1;
823
                      LCD_RS \le 1'b0;
824
                      LCDRW \le 1'b0;
825
             end
             if ((count = 21'd20) \&\& (d==8'd96))
826
827
             begin
828
                      d \le d + 8'd1;
829
                      count \ll 21'd0;
                      SF_D \le 4'b0000;
830
831
                      LCD_E \leftarrow 1'b0;
832
             end
833
             ///Data=17
             if ((count = 21'd2200) & (d==8'd97))
834
```

```
835
             begin
836
                      d \le d + 8'd1;
837
                      count <= 21'd0;
838
                      SF_D \ll display_data[127:124];
839
                      LCD_E \le 1'b1;
840
                      LCD_RS \le 1'b1;
841
                      LCDRW \le 1'b0;
842
843
             end
844
             if ((count = 21'd20) \&\& (d==8'd98))
845
             begin
846
                      d \le d + 8'd1;
847
                      count \ll 21'd0;
848
                      SF_D \le 4'b0000;
849
                      LCD_E \le 1'b0;
850
             end
             if ((count = 21'd60) \&\& (d==8'd99))
851
852
             begin
                      d \le d + 8'd1;
853
854
                      count <= 21'd0;
                      SF_D \le display_data[123:120];
855
                      LCD_E \leftarrow 1'b1;
856
857
                      LCD_RS \ll 1'b1;
858
                      LCDRW \le 1'b0;
859
             end
             if ((count = 21'd20) & (d==8'd100))
860
861
             begin
                      d \le d + 8'd1;
862
863
                      count <= 21'd0;
864
                      SF_D \le 4'b0000;
865
                      LCD_E \le 1'b0;
```

```
866
             end
867
             //Data=18
             if ((count = 21'd2200) \& (d==8'd101))
868
869
             begin
870
                      d \le d + 8'd1;
871
                      count <= 21'd0;
872
                      SF_D \le display_data[119:116];
873
                      LCD_E \le 1'b1;
874
                      LCD_RS \le 1'b1;
875
                      LCDRW \le 1'b0;
876
877
             end
878
             if ((count = 21'd20) \&\& (d==8'd102))
879
             begin
880
                      d \le d + 8'd1;
881
                      count \ll 21'd0;
                      SF_D \le 4'b0000;
882
                      LCD_E \leftarrow 1'b0;
883
884
             end
885
             if ((count = 21'd60) \&\& (d==8'd103))
886
             begin
                      d \le d + 8'd1;
887
888
                      count <= 21'd0;
889
                      SF_D \ll display_data[115:112];
890
                      LCD_E \ll 1'b1;
891
                      LCD_RS \ll 1'b1;
892
                      LCDRW \le 1'b0;
893
             end
894
             if ((count = 21'd20) \&\& (d==8'd104))
895
             begin
                      d \le d + 8'd1;
896
```

```
897
                      count <= 21'd0;
898
                      SF_D \le 4'b0000;
899
                      LCD_E \le 1'b0;
900
             end
901
             //Data=19
902
             if ((count = 21'd2200) \& (d==8'd105))
903
             begin
904
                      d \le d + 8'd1;
905
                      count <= 21'd0;
906
                      SF_D \le display_data[111:108];
907
                      LCD_E \ll 1'b1;
908
                      LCD_RS \le 1'b1;
909
                      LCDRW \le 1'b0;
910
911
             end
             if ((count = 21'd20) & (d==8'd106))
912
913
             begin
                      d \le d + 8'd1;
914
                      count <= 21'd0;
915
916
                      SF_D \le 4'b0000;
                      LCD_E \leftarrow 1'b0;
917
918
             end
             if ((count = 21'd60) & (d=8'd107))
919
920
             begin
921
                      d \le d + 8'd1;
922
                      count <= 21'd0;
923
                      SF_D \ll display_data[107:104];
924
                      LCD_E \le 1'b1;
925
                      LCD_RS \le 1'b1;
926
                      LCDRW \le 1'b0;
927
             end
```

```
928
             if ((count = 21'd20) \&\& (d==8'd108))
929
             begin
930
                      d \le d + 8'd1;
931
                      count <= 21'd0;
932
                      SF_D \le 4'b0000;
933
                      LCD_E \le 1'b0;
934
             end
935
             //Data=20
936
             if ((count = 21'd2200) \& (d==8'd109))
937
             begin
                      d \le d + 8'd1;
938
939
                      count \ll 21'd0;
940
                      SF_D \leftarrow display_data[103:100];
941
                      LCD_E \le 1'b1;
942
                      LCD_RS \le 1'b1;
943
                      LCDRW \le 1'b0;
944
945
             end
             if ((count = 21'd20) & (d=8'd110))
946
947
             begin
                      d \le d + 8'd1;
948
                      count <= 21'd0;
949
                      SF_D \le 4'b0000;
950
951
                      LCD_E \ll 1'b0;
952
             end
             if ((count == 21'd60) && (d==8'd111))
953
954
             begin
                      d \le d + 8'd1;
955
956
                      count <= 21'd0;
957
                      SF_D \leftarrow display_data[99:96];
                      LCD_E \le 1'b1;
958
```

```
959
                      LCD_RS \le 1'b1;
960
                      LCDRW <=1'b0;
961
             end
             if ((count = 21'd20) \&\& (d==8'd112))
962
963
             begin
964
                      d \le d + 8'd1;
                       count <= 21'd0;
965
966
                      SF_D \le 4'b0000;
967
                      LCD_E \ll 1'b0;
968
             end
969
             //Data=21
970
             if ((count = 21'd2200) \& (d==8'd113))
971
             begin
972
                      d \le d + 8'd1;
973
                       count <= 21'd0;
974
                      SF_D \leftarrow display_data[95:92];
                      LCD_E \leftarrow 1'b1;
975
976
                      LCD_RS \ll 1'b1;
977
                      LCDRW \le 1'b0;
978
979
             end
980
             if ((count = 21'd20) \&\& (d==8'd114))
981
             begin
982
                      d \le d + 8'd1;
983
                      count \ll 21'd0;
984
                      SF_D \le 4'b0000;
985
                      LCD_E \le 1'b0;
986
             end
987
             if ((count = 21'd60) & (d==8'd115))
988
             begin
                      d \le d + 8'd1;
989
```

```
990
                       count <= 21'd0;
991
                       SF_D <= display_data[91:88];
992
                       LCD_E \le 1'b1;
993
                       LCD_RS \le 1'b1;
994
                       LCDRW \le 1'b0;
995
              end
996
              if ((count = 21'd20) \&\& (d==8'd116))
997
              begin
998
                       d \le d + 8'd1;
999
                       count <= 21'd0;
1000
                       SF_D \le 4'b0000;
1001
                       LCD_E \le 1'b0;
1002
              end
1003
              //Data=22
1004
              if ((count == 21'd2200) && (d==8'd117))
1005
              begin
                       d \le d + 8'd1;
1006
                       count <= 21'd0;
1007
1008
                       SF_D <= display_data[87:84];
1009
                       LCD_E \le 1'b1;
                       LCD_RS \le 1'b1;
1010
                       LCDRW \le 1'b0;
1011
1012
1013
              end
              if ((count = 21'd20) & (d==8'd118))
1014
1015
              begin
                       d \le d + 8'd1;
1016
                       count <= 21'd0;
1017
1018
                       SF_D \le 4'b0000;
1019
                       LCD_E \le 1'b0;
1020
              end
```

```
1021
              if ((count = 21'd60) \&\& (d==8'd119))
1022
              begin
1023
                       d \le d + 8'd1;
1024
                       count <= 21'd0;
1025
                       SF_D <= display_data[83:80];
1026
                       LCD_E \le 1'b1;
1027
                       LCD_RS \le 1'b1;
1028
                       LCDRW \le 1'b0;
1029
              end
1030
              if ((count = 21'd20) \&\& (d==8'd120))
1031
              begin
1032
                       d \le d + 8'd1;
1033
                       count \ll 21'd0;
1034
                       SF_D \le 4'b0000;
1035
                       LCD_E \le 1'b0;
1036
              end
              //Data=23
1037
              if ((count = 21'd2200) \& (d==8'd121))
1038
              begin
1039
1040
                       d \le d + 8'd1;
                       count <= 21'd0;
1041
                       SF_D \ll display_data[79:76];
1042
1043
                       LCD_E \ll 1'b1;
1044
                       LCD_RS \ll 1'b1;
1045
                       LCDRW \le 1'b0;
1046
1047
              end
              if ((count = 21'd20) \&\& (d==8'd122))
1048
1049
              begin
1050
                       d \le d + 8'd1;
1051
                       count <= 21'd0;
```

```
1052
                       SF_D \le 4'b0000;
1053
                       LCD_E \le 1'b0;
1054
              end
              if ((count = 21'd60) \&\& (d==8'd123))
1055
1056
              begin
1057
                       d \le d + 8'd1;
                       count <= 21'd0;
1058
1059
                       SF_D \leftarrow display_data[75:72];
1060
                       LCD_E \le 1'b1;
1061
                       LCD_RS \le 1'b1;
1062
                       LCDRW \le 1'b0;
1063
              end
1064
              if ((count = 21'd20) \&\& (d==8'd124))
1065
              begin
1066
                       d \le d + 8'd1;
1067
                       count <= 21'd0;
                       SF_D \le 4'b0000;
1068
                       LCD_E \leftarrow 1'b0;
1069
1070
              end
1071
              //Data=24
              if ((count = 21'd2200) & (d==8'd125))
1072
              begin
1073
1074
                       d \le d + 8'd1;
1075
                       count \ll 21'd0;
1076
                       SF_D \ll display_data[71:68];
1077
                       LCD_E \le 1'b1;
                       LCD_RS \le 1'b1;
1078
1079
                       LCDRW \le 1'b0;
1080
1081
              end
              if ((count = 21'd20) & (d==8'd126))
1082
```

```
1083
              begin
1084
                        d \le d + 8'd1;
1085
                        count <= 21'd0;
1086
                        SF_D \le 4'b0000;
1087
                       LCD_E \le 1'b0;
1088
              end
1089
               if ((count = 21'd60) & (d=8'd127))
1090
              begin
1091
                        d \le d + 8'd1;
1092
                        count <= 21'd0;
1093
                        SF_D \leftarrow display_data[67:64];
1094
                       LCD_E \le 1'b1;
1095
                       LCD_RS \le 1'b1;
1096
                       LCDRW \le 1'b0;
1097
              end
              if ((count = 21'd20) & (d==8'd128))
1098
              begin
1099
                        d \le d + 8'd1;
1100
                        count <= 21'd0;
1101
1102
                        SF_D \le 4'b0000;
                        LCD_E \leftarrow 1'b0;
1103
              end
1104
              //Data=25
1105
1106
              if ((count == 21'd2200) && (d==8'd129))
1107
              begin
                        d \le d + 8'd1;
1108
1109
                        count <= 21'd0;
                        SF_D \leftarrow display_data[63:60];
1110
1111
                        LCD_E \le 1'b1;
1112
                        LCD_RS \le 1'b1;
                       LCDRW \le 1'b0;
1113
```

```
1114
1115
              end
              if ((count = 21'd20) \&\& (d==8'd130))
1116
1117
              begin
1118
                        d \le d + 8'd1;
1119
                        count <= 21'd0;
1120
                        SF_D \le 4'b0000;
1121
                       LCD_E \le 1'b0;
1122
              end
1123
              if ((count = 21'd60) \&\& (d==8'd131))
1124
              begin
1125
                        d \le d + 8'd1;
1126
                        count \ll 21'd0;
1127
                        SF_D \leftarrow display_data[59:56];
1128
                       LCD_E \le 1'b1;
1129
                       LCD_RS \ll 1'b1;
                       LCDRW \le 1'b0;
1130
1131
              end
              if ((count = 21'd20) \&\& (d==8'd132))
1132
1133
              begin
                        d \le d + 8'd1;
1134
                        count <= 21'd0;
1135
                        SF_D \le 4'b0000;
1136
1137
                       LCD_E \le 1'b0;
1138
              end
1139
              //Data=26
              if ((count == 21'd2200) && (d==8'd133))
1140
              begin
1141
1142
                        d \le d + 8'd1;
                        count <= 21'd0;
1143
1144
                        SF_D \leftarrow display_data[55:52];
```

```
1145
                       LCD_E \le 1'b1;
1146
                       LCD_RS \le 1'b1;
1147
                       LCDRW \le 1'b0;
1148
1149
              end
1150
              if ((count = 21'd20) \&\& (d==8'd134))
1151
              begin
1152
                       d \le d + 8'd1;
1153
                       count <= 21'd0;
1154
                       SF_D \le 4'b0000;
1155
                       LCD_E \ll 1'b0;
1156
              end
1157
              if ((count = 21'd60) \&\& (d==8'd135))
1158
              begin
1159
                       d \le d + 8'd1;
1160
                       count <= 21'd0;
                       SF_D \leftarrow display_data[51:48];
1161
                       LCD_E \le 1'b1;
1162
                       LCD_RS \le 1'b1;
1163
1164
                       LCDRW \le 1'b0;
1165
              end
              if ((count = 21'd20) \&\& (d==8'd136))
1166
1167
              begin
1168
                       d \le d + 8'd1;
1169
                       count \ll 21'd0;
1170
                       SF_D \le 4'b0000;
                       LCD_E \le 1'b0;
1171
              end
1172
1173
              //Data=27
1174
              if ((count = 21'd2200) \& (d==8'd137))
              begin
1175
```

```
1176
                       d \le d + 8'd1;
1177
                       count <= 21'd0;
1178
                       SF_D \leftarrow display_data[47:44];
                       LCD_E \le 1'b1;
1179
1180
                       LCD_RS \le 1'b1;
1181
                       LCDRW \le 1'b0;
1182
1183
              end
1184
              if ((count = 21'd20) \&\& (d==8'd138))
1185
              begin
                       d \le d + 8'd1;
1186
1187
                       count \ll 21'd0;
1188
                       SF_D \le 4'b0000;
1189
                       LCD_E \ll 1'b0;
1190
              end
              if ((count = 21'd60) & (d=8'd139))
1191
1192
              begin
                       d \le d + 8'd1;
1193
                       count <= 21'd0;
1194
1195
                       SF_D \ll display_data[43:40];
                       LCD_E \le 1'b1;
1196
                       LCD_RS \le 1'b1;
1197
1198
                       LCDRW \le 1'b0;
1199
              end
1200
              if ((count = 21'd20) \&\& (d==8'd140))
1201
              begin
1202
                       d \le d + 8'd1;
                       count <= 21'd0;
1203
1204
                       SF_D \le 4'b0000;
1205
                       LCD_E \le 1'b0;
1206
              end
```

```
1207
              //Data=28
1208
              if ((count = 21'd2200) \& (d==8'd141))
1209
              begin
1210
                       d \le d + 8'd1;
1211
                       count <= 21'd0;
1212
                       SF_D <= display_data[39:36];
1213
                       LCD_E \le 1'b1;
1214
                       LCD_RS \le 1'b1;
1215
                       LCDRW \le 1'b0;
1216
1217
              end
1218
              if ((count = 21'd20) \&\& (d==8'd142))
1219
              begin
                       d \le d + 8'd1;
1220
1221
                       count \ll 21'd0;
1222
                       SF_D \le 4'b0000;
1223
                       LCD_E \le 1'b0;
1224
              end
              if ((count = 21'd60) & (d==8'd143))
1225
1226
              begin
                       d \le d + 8'd1;
1227
                       count <= 21'd0;
1228
1229
                       SF_D \leftarrow display_data[35:32];
1230
                       LCD_E \le 1'b1;
1231
                       LCD_RS \le 1'b1;
1232
                       LCDRW <=1'b0;
1233
              end
              if ((count = 21'd20) \&\& (d==8'd144))
1234
1235
              begin
                       d \le d + 8'd1;
1236
1237
                       count <= 21'd0;
```

```
1238
                       SF_D \le 4'b0000;
1239
                       LCD_E \le 1'b0;
1240
              end
1241
              //Data=29
1242
              if ((count = 21'd2200) \& (d==8'd145))
1243
              begin
                       d \le d + 8'd1;
1244
1245
                       count <= 21'd0;
1246
                       SF_D \leftarrow display_data[31:28];
1247
                       LCD_E \le 1'b1;
1248
                       LCD_RS \le 1'b1;
1249
                       LCDRW <=1'b0;
1250
1251
              end
1252
              if ((count = 21'd20) \&\& (d==8'd146))
1253
              begin
1254
                       d \le d + 8'd1;
1255
                       count \ll 21'd0;
                       SF_D \le 4'b0000;
1256
1257
                       LCD_E \le 1'b0;
1258
              end
              if ((count = 21'd60) & (d=8'd147))
1259
1260
              begin
1261
                       d \le d + 8'd1;
1262
                       count \ll 21'd0;
1263
                       SF_D \ll display_data[27:24];
1264
                       LCD_E \le 1'b1;
                       LCD_RS \le 1'b1;
1265
1266
                       LCDRW \le 1'b0;
1267
              end
              if ((count = 21'd20) \&\& (d==8'd148))
1268
```

```
1269
              begin
1270
                       d \le d + 8'd1;
1271
                       count <= 21'd0;
1272
                       SF_D \le 4'b0000;
1273
                       LCD_E \le 1'b0;
1274
              end
1275
              //Data=30
1276
              if ((count = 21'd2200) & (d=8'd149))
1277
              begin
1278
                       d \le d + 8'd1;
1279
                       count <= 21'd0;
1280
                       SF_D \leftarrow display_data[23:20];
1281
                       LCD_E \le 1'b1;
1282
                       LCD_RS \le 1'b1;
1283
                       LCDRW <=1'b0;
1284
1285
              end
              if ((count = 21'd20) \&\& (d==8'd150))
1286
              begin
1287
1288
                       d \le d + 8'd1;
                       count <= 21'd0;
1289
                       SF_D \le 4'b0000;
1290
1291
                       LCD_E \le 1'b0;
1292
              end
              if ((count = 21'd60) & (d=8'd151))
1293
1294
              begin
                       d \le d + 8'd1;
1295
                       count <= 21'd0;
1296
1297
                       SF_D <= display_data[19:16];
1298
                       LCD_E \le 1'b1;
1299
                       LCD_RS \le 1'b1;
```

```
1300
                       LCDRW \le 1'b0;
1301
              end
              if ((count = 21'd20) \&\& (d==8'd152))
1302
1303
              begin
1304
                       d \le d + 8'd1;
1305
                       count <= 21'd0;
1306
                       SF_D \le 4'b0000;
1307
                       LCD_E \leq 1'b0;
1308
              end
1309
              //Data=31
1310
              if ((count = 21'd2200) & (d==8'd153))
1311
              begin
1312
                       d \le d + 8'd1;
1313
                       count <= 21'd0;
1314
                       SF_D \leftarrow display_data[15:12];
                       LCD_E \le 1'b1;
1315
                       LCD_RS \le 1'b1;
1316
                       LCDRW \le 1'b0;
1317
1318
1319
              end
              if ((count = 21'd20) \&\& (d==8'd154))
1320
              begin
1321
1322
                       d \le d + 8'd1;
1323
                       count \ll 21'd0;
                       SF_D \le 4'b0000;
1324
1325
                       LCD_E \le 1'b0;
1326
              end
              if ((count = 21'd60) \&\& (d==8'd155))
1327
1328
              begin
1329
                       d \le d + 8'd1;
1330
                       count <= 21'd0;
```

```
1331
                       SF_D <= display_data[11:8];
1332
                       LCD_E \le 1'b1;
1333
                       LCD_RS \le 1'b1;
1334
                       LCDRW \le 1'b0;
1335
              end
1336
              if ((count = 21'd20) \&\& (d==8'd156))
1337
              begin
1338
                       d \le d + 8'd1;
1339
                       count <= 21'd0;
1340
                       SF_D \le 4'b0000;
1341
                       LCD_E \ll 1'b0;
1342
              end
1343
              //Data=32
1344
              if ((count = 21'd2200) & (d==8'd157))
              begin
1345
1346
                       d \le d + 8'd1;
                       count <= 21'd0;
1347
                       SF_D \ll display_data[7:4];
1348
                       LCD_E \le 1'b1;
1349
1350
                       LCD_RS \le 1'b1;
                       LCDRW \le 1'b0;
1351
1352
1353
              end
1354
              if ((count = 21'd20) \&\& (d==8'd158))
1355
              begin
                       d \le d + 8'd1;
1356
1357
                       count \ll 21'd0;
                       SF_D \le 4'b0000;
1358
1359
                       LCD_E \le 1'b0;
1360
              end
              if ((count = 21'd60) & (d==8'd159))
1361
```

```
1362
              begin
                      d \le d + 8'd1;
1363
1364
                       count <= 21'd0;
1365
                      SF_D \leftarrow display_data[3:0];
1366
                      LCD_E \leq 1'b1;
1367
                      LCD_RS \le 1'b1;
1368
                      LCDRW \le 1'b0;
1369
              end
1370
              if ((count = 21'd20) \&\& (d==8'd160))
1371
              begin
1372
                      d \le 8' d25;
1373
                       count <= 21'd0;
1374
                      SF_D \le 4'b0000;
                      LCD_E \le 1'b0;
1375
1376
              end
1377
              //Wait for Next Data & Go back to Address Cycle
1378
              //Wait for more than half a second here
1379
1380
1381
     end
1382
     endcase
1383
     end
1384
1385
     /*wow this has to be the worst Verilog code I have ever seen ... */
1386
     /*okay my modifications start here... let's see how it goes...*/
1387
1388
     /*Let's just keep is simple okay so the following is an example
      * of the LCD output when locked with 7 dialed in
1389
1390
       >07 LOCKED
1391
      *Now here is what it should look like with 17 dialed in after
1392
```

```
1393
      *being unlocked
1394
1395
      >17 UNLOCKED
1396
1397
      *ASCII cheat sheet:
1398
      * character Hex Code
1399
      * >
                      3e
1400
      * 0
                      30
1401
      * 1
                      31
1402
      * 2
                      32
1403
      * 3
                      33
1404
                      34
       * 4
1405
      * 5
                      35
1406
                      36
      * 6
1407
                      37
1408
                      38
1409
                      39
      * 9
1410
                      55
      * U
1411
      * N
                      4 e
1412
      * \ L
                      4 c
1413
      * O
                      4 f
1414
      * C
                      43
1415
      *K
                     4 b
1416
      * E
                     45
1417
      * D
                      44
1418
      *SPACE
                      20
1419
     */
1420
     /*status\_ascii is the ascii representation of LOCKED or UNLOCKED
1421
     */
1422 | always@(*)
```

```
1423
         if(Locked)//print LOCKED
1424
             status_ascii = \{8'h20, 8'h20, 8'h4c, 8'h4f, 8'h43,
1425
                       8'h4b, 8'h45, 8'h44};
1426
         else //print UNLOCKED
             status_ascii = \{8'h55, 8'h4e, 8'h4c, 8'h4f, 8'h43,
1427
                      8'h4b, 8'h45, 8'h44};
1428
1429
     /*count_ascii is the ascii representation of the
1430
1431
             2 decimal digits of count*/
     always@(*)//giant\ encoder!
1432
1433
         case (Position)
1434
             5 'd0:
                     count_ascii = 16'h3030;
                    count_ascii = 16'h3031;
1435
             5'd1:
1436
             5 'd2:
                     count_ascii = 16'h3032;
1437
             5 'd3:
                     count_ascii = 16'h3033;
1438
             5'd4:
                     count_ascii = 16'h3034;
1439
             5 'd5:
                     count_ascii = 16'h3035;
             5 'd6:
1440
                     count_ascii = 16'h3036;
             5'd7:
1441
                     count_ascii = 16'h3037;
1442
             5'd8:
                     count_ascii = 16'h3038;
1443
             5 'd9:
                     count_ascii = 16'h3039;
             5'd10: count_ascii = 16'h3130;
1444
             5'd11: count_ascii = 16'h3131;
1445
1446
             5'd12: count_ascii = 16'h3132;
1447
             5'd13: count_ascii = 16'h3133;
             5'd14: count_ascii = 16'h3134;
1448
             5'd15: count_ascii = 16'h3135;
1449
1450
             5'd16: count_ascii = 16'h3136;
             5'd17: count_ascii = 16'h3137;
1451
1452
             5'd18: count_ascii = 16'h3138;
1453
             5'd19: count_ascii = 16'h3139;
```

```
1454
             5'd20: count_ascii = 16'h3230:
1455
             5'd21: count_ascii = 16'h3231;
1456
             5'd22: count_ascii = 16'h3232;
1457
             5'd23: count_ascii = 16'h3233;
             5'd24: count_ascii = 16'h3234;
1458
1459
             5'd25: count_ascii = 16'h3235;
             5'd26: count_ascii = 16'h3236;
1460
             5'd27: count_ascii = 16'h3237;
1461
1462
             5'd28: count_ascii = 16'h3238;
1463
             5'd29: count_ascii = 16'h3239;
1464
             5'd30: count_ascii = 16'h3330;
1465
             5'd31: count_ascii = 16'h3331;
         endcase
1466
1467
     /* Display data is a 256 bit vector which hold 32 8-bit ascii *
1468
1469
      *characters which are to be displayed on the LCD screen
                                                                      */
     assign display_data = {8'h3e, count_ascii, 8'h20,
1470
             8'h20, status_ascii, {19{8'h20}}};
1471
1472
1473
     endmodule
```

#### Code Block 7: Rotary Encoder Module

```
'timescale 1 ns / 1 ps
1
2
  'default_nettype none
3
4
  /* This module takes as input the quadrature outputs *
   *A and B from the rotary encoder on the Spartan 3e *
5
   *board, filters out electrical chatter, and outputs*
6
7
   *a Right and a Left signal. Left pulses every 18
   *as the rotary shaft rotates to the left, while
8
9
   *Right pulses every 18 degrees as the rotary shaft *
```

```
10
    *rotates to the right.
    *The technique describe here is provided by an
11
    *an Xilinx application engineer in a document
12
    * entitled "Rotary Encoder Interface for
13
    *Spartan-3E Starter Kit"
14
15
   module rotary_encoder_module(
16
        output wire Left, Right,
17
        input Clk,
18
        input wire rotA, rotB
19
   );
20
        /* internal nets*/
21
        wire buffA, buffB; //input buffers
22
        reg rotary_q1, rotary_q2;
23
        reg rotary_event , rotary_left;
24
25
        reg rotary_q1_old;
26
27
        /*buffer\ inputs*/
28
29
        synchronizer syncA(buffA, rotA, Clk);
        synchronizer syncB(buffB, rotB, Clk);
30
31
32
33
        /*elimentate bounce! The result is q1 and q2*/
34
        /*XNOR*/
        always@(posedge Clk)
35
              if(buffA & buffB)
36
                   rotary_q1 <= 1'b1;
37
              else if(~buffA & ~ buffB)
38
                   rotary_q1 \ll 1'b0;
39
        /*XOR*/
40
```

```
41
        always@(posedge Clk)
42
              if(~buffA & buffB)
                   rotary_q2 <= 1'b1;
43
              else if (buffA & ~buffB)
44
                   rotary_q2 <= 1'b0;
45
46
       /* detect rising edge on q1 to signal an event*/
47
48
       always@(posedge Clk)
49
              rotary_q1_old <= rotary_q1;
50
51
        always@(posedge Clk)
52
              rotary_event <= ~rotary_q1_old & rotary_q1;
53
       /*determine the direction of rotation based on q1 and q2*/
54
        always@(posedge Clk)
55
56
              if (~rotary_q1_old & rotary_q1)
                   rotary_left <= rotary_q2;
57
58
        /*generate Left and Right signals*/
59
60
        assign Left = rotary_event & rotary_left;
        assign Right = rotary_event & ~rotary_left;
61
62
   endmodule
63
```

The modules were then synthesized onto the FBGA board and tested.

In order to add a 4<sup>th</sup> digit (17), the following changes were made to the combination lock Verilog code.

Code Block 8: Combination Lock FSM

```
1 'timescale 1ns / 1ps
2
3 module combination_lock_fsm(output reg [2:0] state,
```

```
\mathbf{output} \ \mathbf{wire} \ \operatorname{Locked} \,, \ \ / / \ \ \mathit{asserted} \ \ \mathit{when} \ \ \mathit{locked} \, \mathit{d}
4
      input wire Right, Left, // indicate direction
5
      input wire [4:0] Count, // indicate position
6
      input wire Center, // the unlock button
 7
8
      input wire Clk, South // clock and reset
9
      );
      // Parameters for 5 cases
10
      parameter S0 = 3'b000,
11
12
                  S1 = 3'b001,
13
                  S2 = 3'b010,
                  S3 = 3'b011,
14
15
                  S4 = 3'b100,
                  S5 = 3'b101;
16
17
      reg [2:0] nextState;
18
19
      always @ ( * ) begin
20
        case (state)
21
           S0: begin
22
23
             if (Right)
24
                  nextState = S1;
25
             else
26
                  nextState = S0;
27
             end
28
           S1: begin
29
             if (Left)
             // If digit is 13
30
                   if(Count = 5'b01101)
31
32
                       nextState = S2;
33
                  else
                       nextState = S0;
34
```

```
35
            else
36
                nextState = S1;
37
            end
          S2: begin
38
39
            if (Right)
40
            // If digit 7
                if (Count = 5'b00111)
41
42
                     nextState = S3;
43
                else
44
                     nextState = S0;
45
            else
46
                nextState = S2;
            end
47
          S3: begin
48
            if (Left)
49
50
            // If digit is 17
                if (Count = 5'b10001)
51
                     nextState = S4;
52
                else
53
                     nextState = S0;
54
            else
55
                nextState = S3;
56
57
            end
58
          S4: begin
            if (Center)
59
            // If digit is 17
60
                if (Count = 5'b10001)
61
                     nextState = S5;
62
63
                else
                     nextState = S0;
64
                else if (Right)
65
```

```
66
                      nextState = S0;
67
            else
                 nextState = S4;
68
69
            end
          S5: begin
70
71
            nextState = S5;
72
            end
73
74
        default: begin
75
            nextState = S0;
76
        end
        endcase
77
     end
78
79
        assign Locked = (state == S5) ? 0:1;
80
81
        always@ (posedge Clk)
82
            if (South)
83
                 state \leq S0;
84
85
            else
                 state <= nextState;
86
   endmodule // combination\_lock\_fsm
87
```

This module was then synthesized, along with all the rest, onto the FBGA board.

## Results

#### Experiment 1

Below are the results of the tests as well as the waveform for the combination lock FSM Verilog design that was designed in the prelab and modified in lab.

Next are the test results and the waveform for the Up/Down Counter.




Figure 2: Combination Lock FMS Waveform

```
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@165.91.159.26'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
    please run the Xilinx Licenses Configuration Manager
    (xlcm or "Manage Xilinx Licenses")
    to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx solution is a Full version of ISim.

Time resolution is 1 ps
Simulator is doing circuit initialization process.
Finished circuit initialization process.
All Tests Passed!!!
```

Stopped at time: 200 ns: in File "/home/ugrads/i/josephmart/ecen248/lab11/code/combination\_lock\_fsm\_tb.v" Line 218

Figure 3: Combination Lock FMS Test Results

### Experiment 2

For the next part of the lab, the three number combination lock was tested. It passed all of the TA's tests with the code being 13-7-17 with the first digit being selected from a clockwise rotation.

The last part of the lab involved testing the four number combination lock. This design also passed all of the TA's tests with the code being 13-7-17-17.

### Conclusion

In conclusion, this lab allowed me to learn more about Verilog and circuit design. This lab showed me how through the iteration of modules and through synthesizing, an




Figure 4: Up/Down Counter Waveform

INFO:Security:50 - The XILINXD\_LICENSE\_FILE environment variable is set to '2100@165.91.159.26'. INFO:Security:53 - The LM\_LICENSE\_FILE environment variable is not set.

WARNING:Security:43 - No license file was found in the standard Xilinx license directory.

WARNING:Security:44 - Since no license file was found,
please run the Xilinx License Configuration Manager
(xlcm or "Manage Xilinx Licenses")
to assist in obtaining a license.

WARNING: Security: 42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases

This is a Full version of ISim.
Time resolution is 1 ps
Simulator is doing circuit initialization process.
Finished circuit initialization process.
All tests passed!!!

Figure 5: Up/Down Counter Test Results

everyday use object (combination lock) can be created, with a little help, by a simple sophomore engineer.

# Questions

1. Include the source code with comments for all modules you simulated and/or implemented in lab. You do not have to include test bench code that was provided! Code without comments will not be accepted!

In the report

2. Include screenshots of all waveforms captured during simulation in addition to the test bench console output for each test bench simulation.

In the report

- 3. Answer all questions throughout the lab manual.
  - (a) Likewise, take a look at the simulation waveform and take note of the tests that the test bench performs. Is this an exhaustive test?

### Why or why not?

The simulation waveform above does not display an exhaustive test because there are too many inputs and all of them are not taken into account. There are about 8,000 different combinations. Also, it does not seem to take into account for the last digit, the case when the user rotates pasts the number and rotates all the way back around to the number.

4. A possible attack on your combination-lock is a brute-force attack in which every possible input combination is tried. Given the original design with a combination of three numbers between 0 and 19, how many possible input combinations exist? How about for the modified design with a combination of four numbers?

For the combination lock with three numbers between 0 and 19, there are  $20 \cdot 20 \cdot 20 = 20^3 = 8,000$  combinations. For the modified combination lock with four numbers ranging between 0 and 19, there are  $20^4 = 160,000$  different combinations.

### Student Feedback

1. What did you like most about the lab assignment and why? What did you like least about it and why?

I really liked that we had to design a combination lock for this lab. There was nothing I disliked in this lab.

- 2. Were there any section of the lab manual that were unclear? If so, what was unclear? Do you have any suggestions for improving the clarity?

  No, the lab was very straightforward.
- 3. What suggestions do you have to improve the overall lab assignment?

  I really enjoyed this lab.