Prelab Questions

1. With <u>dataflow</u> Verilog, describe the Generate/Propagate Unit, the Carry-Lookahead Unit, and the Summation Unit in Figure 1 as separate modules. Do <u>not</u> include delays in your modules. We will add them later in the lab experiments.

Code Block 1: Generate Propagate Unit

```
// This module describes the Carry Generate/Propaget
1
2
   // Unit for a 4-bit carry-lookahead addition
   module generate_propagate_unit(G, P, X, Y);
3
4
     // Ports are wires as we will use dataflow
5
     output wire [3:0] G, P;
6
     input wire [3:0] X, Y;
7
8
9
     assign G[0] = X[0] \&\& Y[0];
     assign G[1] = X[1] \&\& Y[1];
10
     assign G[2] = X[2] \&\& Y[2];
11
     assign G[3] = X[3] \&\& Y[3];
12
13
     assign P[0] = X[0] \hat{Y}[0];
14
     assign P[1] = X[1] \hat{Y}[1];
15
     assign P[2] = X[2] \hat{Y}[2];
16
     assign P[3] = X[3] \hat{Y}[3];
17
18
   endmodule // generate_propagate_unit
19
```

Code Block 2: Carry Lookahead Unit

```
1 // This module describes the 4-bit carry-lookahead Unit
2 // for a carry-lookahead addaer
3 module carry_lookahead_unit (C, G, P, C0);
```

```
4
     // Ports are wires because we will use dataflow
     output wire [4:1] C; // C4, C3, C2, C1
5
     input wire [3:0] G, P; // Generates and propagates
6
     input wire C0; // input carry
7
8
9
     assign C[1] = G[0] \mid | (P[0] \&\& C0);
     assign C[2] = G[1] \mid | (P[1] \&\& C[1]);
10
     assign C[3] = G[2] \mid | (P[2] \&\& C[2]);
11
     assign C[4] = G[3] \mid | (P[3] \&\& C[3]);
12
13
14
   endmodule // carry\_lookahead\_unit
```

Code Block 3: Summation Unit

```
1
   // This module describes the 4-bit summation Unit
   // for a carry-lookahead adder
3
   module summation_unit (S, P, C);
5
     // Ports are wires becasue we will use dataflow
6
     output wire [3:0] S; // sum vector
7
8
     input wire [3:0] P, C;
9
             S[0] = P[1] ^ C[1];
10
     assign
     assign S[2] = P[2] \hat{C}[2];
11
     assign S[3] = P[3] ^ C[3];
12
     assign S[4] = P[4] \hat{C}[4];
13
14
   \mathbf{endmodule} \ \ // \ \ \mathit{summation\_unit}
15
```

2. Now, use structural Verilog along with the modules you have just created to wire up a 4-bit Carry-Lookahead adder.

```
1
   // This is the top-level module for a 4-bit
   // carry-lookahead addaer
2
3
4
   module carry-lookahead_4bit (Cout, S, X, Y, Cin);
5
     // Ports are wires because we are using structual
6
     output wire Cout; // C4 for a 4-bit adder
7
     output wire [3:0] S; // final 4-bit sum vector
8
     input wire [3:0] X, Y; // the 4-bit addends
9
     input wire Cin; // input carry
10
11
12
     // Intermediete wires
     wire [3:0] G, P;
13
     wire [3:1] C;
14
15
16
     // generate_propagate_unit(G, P, X, Y);
     generate_propagate_unit gpu0(G[0], P[0], X[0], Y[0]);
17
     generate\_propagate\_unit gpu1(G[1], P[1], X[1], Y[1]);
18
     generate_propagate_unit gpu2(G[2], P[2], X[2], Y[2]);
19
20
     generate_propagate_unit gpu3(G[3], P[3], X[3], Y[3]);
21
22
     // carry\_lookahead\_unit (C, G, P, C0);
     carry_lookahead_unit clu0(C[1], G[0], P[0], Cin);
23
     carry\_lookahead\_unit clu1(C[2], G[1], P[1], C[1]);
24
25
     carry\_lookahead\_unit clu2(C[3], G[2], P[2], C[2]);
     carry_lookahead_unit clu3(Cout, G[3], P[3], C[3]);
26
27
     // summation_unit (S, P, C);
28
     summation_unit su0(S[0], P[0], C[0]);
29
30
     summation_unit su1(S[1], P[1], C[1]);
```

3. What is the gate count of your 4-bit carry-lookahead adder?

| Module | # of Gates |
|--------|------------|
| gpu0 | 8 |
| gpu01 | 8 |
| gpu2 | 8 |
| gpu3 | 8 |
| clu0 | 8 |
| clu1 | 8 |
| clu2 | 8 |
| clu3 | 8 |
| su0 | 4 |
| su1 | 4 |
| su2 | 4 |
| su3 | 4 |
| Total | 80 |

4. The previous problems were concerned with a single-level 4-bit carry-lookahead adder. In one of the lab experiments, we will construct a 16-bit, 2-level carry-lookahead adder. The following questions will prepare you for this exercise. What is the propagation delay of the 16-bit, 2-level carry-lookahead adder in Figure 2? Likewise, what is the gate-count?