## CS-2110 A/B/C Quiz 1 (B)



**TOTAL POINTS** 

#### 86 / 100

**QUESTION 1** 

11A4/4

√ + 4 pts Correct (1011 1000, no overflow)

+ 2 pts Answer or overflow incorrect

+ 0 pts Incorrect

QUESTION 2

21B4/4

√ + 4 pts Correct (1101 1001, yes overflow)

+ 2 pts Answer or overflow incorrect

+ 0 pts Incorrect

**QUESTION 3** 

31C6/6

**√** + **6 pts** *Correct* (255)

**+ 2 pts** incorrect base (1111 1111 or 0xFF)

+ 0 pts Incorrect

**QUESTION 4** 

41D6/6

√ + 6 pts Correct:

(1) 4

(2) 8

+ 3 pts Partially correct - one answer correct

+ 0 pts Incorrect

**QUESTION 5** 

51E2/6

**+ 6 pts** Correct (0x005E, 0xFFC4)

+ 3 pts Partially Correct - one answer correct

√ + 2 pts Partial credit: Both correct in binary

+ 0 pts Incorrect

QUESTION 6

**1F** 24 pts

6.1 **i 4 / 4** 

√ + 4 pts Correct (False + Correct Explanation (3
selector bits))

+ 2 pts Partially correct (False + wrong or incomplete explanation)

+ 0 pts incorrect

6.2 **ii 4 / 4** 

 $\checkmark$  + 4 pts Correct (False + Correct Explanation - MSB is the signed bit so there is are two representations of 0)

+ 2 pts Partially Correct (False + Wrong explanation)

+ 0 pts incorrect

6.3 **iii 4 / 4** 

 $\checkmark$  + 4 pts Correct (True + Correct Explanation - n selector bits for 2<sup>n</sup> input bits, alternatively: for n inputs, \$\$log\_2\$\$n selector bits)

+ 2 pts Partially correct (True + Wrong explanation)

An example of a wrong explanation is  $\sqrt{n}$ 

+ 0 pts incorrect

#### 6.4 **iV 2 / 4**

- + 4 pts Correct (True + Correct explanation You can examine bit by bit left to right from the MSB to determine which one is bigger just like signed magnitude)
- + **4 pts** Correct (False + mentions edge cases of IEEE 754 like NaN)
- $\checkmark$  + 2 pts Partially Correct (True + Mentions that the first bit is the sign bit)
- + 2 pts Partially Correct (True + Wrong explanation, like comparing only positive vs. negative numbers)
  - + 0 pts incorrect

#### 6.5 V 4 / 4

- √ + 4 pts Correct (False + Correct explanation range of 5 bit 2s complement [-16,15] or [-2^n-1, 2^n-1 1])
- + 2 pts Partially Correct (False + Wrong explanation)
  - + 0 pts incorrect

#### 6.6 VI 4 / 4

- √ + 4 pts Correct (True + Correct explanation A
  turing machine is "a mathematical model of a
  hypothetical computing machine which can use a
  predefined set of rules to determine a result from a
  set of input variables" or something similar)
- + 2 pts Partially Correct (True + Wrong explanation)

#### + 0 pts incorrect

#### **QUESTION 7**

#### 72A8/8

- √ + 8 pts Fully Correct (1,1,1,1,1,1,1)
  - + 4 pts Inverse
  - + 6 pts 1 row incorrect
  - + 4 pts 2 rows incorrect
  - + 2 pts 3 rows incorrect
  - + 0 pts 4 or more row incorrect

#### **QUESTION 8**

#### 82B0/8

- + 8 pts Correct (NOT)
- + 4 pts Incorrect (NAND)
- √ + 0 pts incorrect

#### **QUESTION 9**

#### 92C9/9

√ + 9 pts Correct

![Screenshot 2023-09-

13\_at\_8.37.56\_PM.png](/files/18c5ace5-3e26-4e0a-92dd-d6b9cfc1a6ef)

- + 0 pts incorrect
- + 6 pts Mostly correct (e.g. no output wire, switched n/p types). Drawing a NAND doesn't count (wrong)

#### **QUESTION 10**

#### 103A8/8

- √ + 8 pts Fully Correct (0,1,1,0,1,0,1,0)
  - + 4 pts Inverse
  - + 6 pts 1 row incorrect

- + 4 pts 2 rows incorrect
- + 2 pts 3 rows incorrect
- + 0 pts 4 or more row incorrect

**QUESTION 11** 

113B8/8

√ + 8 pts Correct (Example below or equivalent)

![Screenshot\_2023-09-

13\_at\_8.17.40\_PM.png](/files/f64f7dbc-4f27-4ceb-

bf2a-1c30f2d48842)

+ 0 pts incorrect

**QUESTION 12** 

12 3C 9/9

√ + 9 pts Correct (Example below or equivalent)

![Image\_9-13-23\_at\_8.24\_PM.png](/files/750450fe-

4492-4c7a-889a-7d7bfcaf3670)

+ 5 pts Structure (2 muxes feeding into a 3rd) is

correct but one or more inputs were wrong

+ 0 pts incorrect

## Name [PRINT CLEARLY]:

GT username (e.g. gburdell3):

### CS 2110: Computer Organization and Programming Gupta/Conte/Adams Fall 2023

# QUIZ 1 **VERSION B**

This exam is given under the Georgia Tech Honor Code System. Anyone found to have submitted copied work instead of original work will be dealt with in full accordance with Institute policies.

Georgia Tech Honor Pledge: "I commit to uphold the ideals of honor and integrity by refusing to betray the trust bestowed upon me as a member of the Georgia Tech community."



- (a) THIS IS A CLOSED BOOK, CLOSED NOTES EXAM
- (b) NO CALCULATORS
- (c) This examination handout has 5 pages.
  - (d) Do all your work in this examination handout.
  - (e) Use the back of the exam sheets if necessary.
  - (f) WHERE NEEDED, SHOW ALL YOUR INTERMEDIATE RESULTS TO RECEIVE FULL CREDIT

# In case you forgot, here are some good facts to

#### know:

mitor.			X	2 <sup>x</sup>
Hex	Dec		1	2
0x1	1		2	4
0x2	2		3	8
0x3	3		4	16
0x4	4		5	32
0x5	5		6	64
0x6	6		7	128
0x7	7		8	256
8x0	8		9	512
0x9	9		10	1024
0xA	10		11	2048
0xB	11		12	4096
0xC	12		13	8192
0xD	13	Į į	14	16,384
0xE	14		15	32,768
0xF	15		16	65,536

Problem	Points	Score
1	50	
2	25	
3	25	
TOTAL	100	

GOOD LUCK!

## More good facts to know:


 $1K = 2^{10}$   $1M = 2^{20}$   $1G = 2^{30}$   $1T = 2^{40}$   $1P = 2^{50}$   $1E = 2^{60}$ 

full credit.	ort questions. Snow your work (where needed) to	Teceive
(a) Compute the following operation your answer as a 2's complement 8 results in overflow, otherwise circle	n on two 2's complement 8-bit binary numbers.  8-bit binary number. Then circle "Yes" if the calc  2 "No." The word size is 8 bits.	Write culation
111111 1011 1010 + 1111 1110 1 011 1000	ANS: 1011 1000  Overflow (circle): Yes No	on Est
(b) Compute the following operation your answer as a 2's complement 8 results in overflow, otherwise circles	on on two 2's complement 8-bit binary numbers.  8-bit binary number. Then circle "Yes" if the calc  e "No." The word size is 8 bits.	Write culation
0101 1011 + 0111 1110 11 01 1001	ANS: 1101 1001 3	1 2 2
(c) Compute the following operation numbers. Write your answer as an (0x9C & 0x3D)   0xE3	on that uses bitwise operators on unsigned 8-bit he unsigned decimal number.  ANS: 255	2 1 1 1 1 1 1 x 1 2 x 0
1001 1100 0001 1100		2 u Pt
(d) In CMOS design, what is the <b>m</b> (1) NAND2:	inimum number of transistors needed to build:	52.5
(2) OR3:		25
(e) Sign-extend the following 2's coyour answer as a 2's complement conventional hexadecimal prefix (Co	<b>complement 8-bit hexadecimal numbers</b> to <b>16</b> bit <b>16-bit hexadecimal number</b> . We have already wr (0x) for you.	ss. Write itten the
0x5E	ANS: 0x 0000 0000 0101 1110	
0xC4	ANS: 0x 1111 1111 1100 0100	


(f) Answer the following true/false questions by circling "true" or "false," and then give a reason for each answer:

	A 3-to-8 decoder has 6 selector bit lines. Why or why not?
TRUE or FALSE	It has 3 selector bit lines.
TRUE of FALSE	Signed magnitude defines an encoding for +0, but not -0. Why or why not?  Signed magnitude has encoding coop for their (+0), and 1000 for their (-0)
	A 16-to-1 mux has 4 selector bit lines. Why or why not?
, and a state of the state of t	2h where h is the selector likes and
	2h is the input
TRUE or FALSE	A and B are numbers encoded in IEEE floating point. Because of the ordering of the sign bit, encoded-exponent and fraction fields in IEEE floating point, testing "is A is greater than B?" can be done by assuming A and B are already encoded as sign-magnitude integers. Why or why not?  Decay the left host bit is a few field of the same of the
TRUE or FALSE	I can represent 16 with two's complement and a word size of 5 bits. Why or why not?  be cause  to -26, we need to have a bigger word Size
TRUE or FALSE	"Turing Machine" does not refer to a physical contraption that Alan Turing built. You cannot buy it at your local electronics store. Why or why not?
	Turing machine allows for computations in our computer that take in input such as adding substracting effecting

- 2. [25 pts] Answer the following questions about transistors. Show your work.
  - (a) Complete the truth table for the following CMOS transistor diagram:




(b) Which logic gate does the following circuit correspond to? Your answer should be the name of a gate we covered in class (XOR, AND, OR, NOT, NAND, or NOR).




Name of the gate this circuit performs: Nok


(c) Re-draw the following circuit using only 4 transistors by applying DeMorgan's Laws.



- 3. [25 pts] Answer the following questions about gates. Show your work.
  - (a) Complete the truth table for the logic diagram as shown.



(b) Re-draw the following circuit using <u>only</u> AND and OR gates with two inputs (AND2 and OR2 gates). Do *not* attempt to minimize the logic or simplify it.



(c) Consider a 4-to-1 mux with 4 input signals for A, B, C, and D, and 2 selector signals S0 and S1. The symbol and a table that describes the behavior of a 4-to-1 mux follow:

S1	S0	Output	A-lo
0	0	A	В-
0	1	В	С
1	0	С	
1	1	D	D
`			S1 S0

However, you only have 2-to-1 muxes and wires that you can use to build this 4-to-1 mux. The symbol and a table that describes the behavior of a 2-to-1 mux follow:

S	Output	] A-
0	A	—оит
1	В	] B-
		S

Construct a 4-to-1 mux using only 2-to-1 muxes and wires:

