Caravel DLL

TonyHo 20230320

Reference

- caravel documents
 - https://github.com/efabless/caravel/blob/main/docs/pdf/caravel_block_diagram.pdf
 - https://github.com/efabless/caravel/blob/main/docs/pdf/housekeeping_function.pdf
 - https://github.com/efabless/caravel/blob/main/docs/pdf/caravel_clocking.pdf
 - https://github.com/efabless/caravel/blob/31e3d9c1063d4ec987760fb34579e123c9196e8d/d ocs/other/digital locked loop.txt
 - https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/
- thermometer code


Reference - What is DLL

- https://en.wikipedia.org/wiki/Ring oscillator
- https://en.wikipedia.org/wiki/Delay-locked_loop
- https://en.wikipedia.org/wiki/Phase-locked loop

terminology


- phase locked loop (PLL)
- delay locked loop (DLL)
- digital locked loop (DLL) <- DLL in slide means digital locked loop
- Ring_oscillator

phase locked loop




#60: Basics of Phase Locked Loop Circuits and Frequency Synthesis

delay locked loop




DLL(digital locked loop) Block Diagram




Register	msb		Houseke	eping SP	l registe	r map		Isb	
Address	7	6	5	4	3	2	1 1	1 0	comments
0x00		unused/ undefined							
0x01	unused manufacturer_ID[11:8] (= 0x4)							read-only	
0x02	manufacturer_ID[7:0] (= 0x56)								read-only
0x03		product_ID (= 0x11)							read-only
0x04- 0x07	user_project_ID (unique value per project)							read-only	
0x08	unused DLL DCO enable enable						default 0x02		
0x09	unused DLL bypass							default 0x01	
0x0A	unused CPU IRQ						default 0x00		
0x0B	unused CPU reset						default 0x00		
0x0C	unused CPU trap						read-only		
0x0D- 0x10	DCO trim (26 bits) (= 0x3ffefff)						default 0x3ffefff		
0x11	unused PL			output div	tput divider 2 PLL outpu			vider	default 0x12
0x12	unused				PLL feedback divid				default 0x04
0x13		serial data 2	serial data 1	serial clock	serial load	serial reset	serial enable	serial xfer/ busy*	bits 6 to 1 are bit-bang control.


^{*} Bit is write-only for serial transfer, read-only for serial busy. During transfer, the busy bit is one. Transfer is complete when the busy bit returns to zero.

Caravel digital locked loop (DLL)



tracking the freq from osc, but no phase lock





Code

- https://github.com/efabless/caravel
 - commit edc22cc32547527861a12aeddb568f1ae591cc92 (HEAD -> main, tag: mpw-9a, origin/main, origin/HEAD)
 - Author: Jeff DiCorpo < 42048757+jeffdi@users.noreply.github.com>
 - o Date: Sat Mar 4 17:37:44 2023 -0800
 - o update tag to mpw-9a

Files

```
ubuntu@ubuntu2004:~/workspace/opensilicon/caravel/verilog/rtl$ tree
    __uprj_analog_netlists.v
    upri netlists.v
   user analog project wrapper.v
    user project gpio example.v
   user project la example.v
   user project wrapper.v
   buff flash clkrst.v
  - caravan.v
  - caravan netlists.v
  - caravan openframe.v

    caravan power routing.v

 — caravel.v

    caravel clocking.v

   caravel logo.v

    caravel motto.v

    caravel netlists.v

   caravel openframe.v

    caravel power routing.v

   chip io.v
   chip io alt.v
  - clock_div.v
   constant block.v
   copyright block.v
   debug regs.v
   defines.v
```


```
digital pll.v
    digital pll controller.v
    apio control block.v
    gpio defaults block.v
    gpio logic high.v
    gpio signal buffering.v
    gpio signal buffering alt.v
    housekeeping.v
   housekeeping spi.v
    mgmt protect.v
    mgmt_protect_hv.v
   mpri2 logic high.v
   mprj io.v
    mpri logic high.v
   open source.v
   pads.v
  ring osc2x13.v
   simple por.v
    spare logic block.v
   user defines.v
    user id programming.v

    user id textblock.v

  - xres_buf.v
0 directories, 48 files
```


Caravel digital locked loop features


- The Caravel digital locked loop (DLL) is an all-digital clock generating module.
- The GPIO pins on Caravel have a limit of 50MHz input.
- Internally, it is possible to generate a clean oscillation of up to around 200MHz?? or higher.
- To ensure large margins of safety, the Caravel demonstration board ships with an on-board oscillator of 10MHz.
- The operational frequency of the management SoC on Caravel differs according to which management SoC architecture is present, but is generally in the range of around 50MHz.



Caravel digital locked loop features


- DLL = on-chip tunable ring oscillator + feedback controller
- 2 operation modes for DLL
 - free-running (DCO) directly off of the external clock (bypass mode)
 - o or locked (DLL) mode
- Note:
 - o DCO is a digitally controlled oscillator
 - VCO is a voltage controlled oscillator






Hossekeeping SPI register access

- front door
 - external host access spi_slave by SCK/CSB/SDI/SDO
 - housekeeping_spi reset by porb=0.
 - Note: it can work when soc_core is reset.
- back door
 - soc_core issue request from wishbone to spi_slave



Caravel digital locked loop features

- The DLL's tunable oscillator has an operating range of approximately 75MHz to 150MHz. The oscillator is a loop of from 13 to 39 inverter stages with 26 bits of trim. Each trim bit adds or subtracts one of the stages. So there are 27 effective frequency steps covering a range of about 75MHz, with an incremental delay of about 250ps per step.
- WARNING: The management SoC altering its own clock has not yet been tested as of this writing; however, the core clock should be guaranteed to be glitch-free through transistions from external clock to DLL output and vice versa.
 - o glitch-free ???



The DLL controls are memory-mapped to the housekeeping space

```
Register name = reg_hkspi_pll_ena
Memory location = 0x2610000c
Housekeeping SPI location = 0x08
 0x09
                                                         DCO
    bit 1: DCO enable
            value 0 = DCO disabled. DLL runs in active locking mode
                                    DLL runs in DCO mode.
            value 1 = DCO enabled.
    bit 0:
           DLL enable
            value 0 = DLL disabled. DLL is disabled and the clock is stopped.
```

value 1 = DLL enabled. DLL is enabled and outputs a clock.

DLL ena connect to enable of digital_pll, it will reset digital_pll controller when bit 0 = 0

Front door and back door select

```
wire [7:0] caddr: // Combination of SPI address and back door address
 297
298
          wire [7:0] cdata; // Combination of SPI data and back door data
          wire cwstb; // Combination of SPI write strobe and back door write strobe
 299
          wire csclk: // Combination of SPI SCK and back door access trigger
 300
        // SPI Data transfer protocol. The wishbone back door may only be
1076
        // used if the front door is closed (CSB is high or the CSB pin is
        // not an input). The time to apply values for the back door access
        // is limited to the clock cycle around the read or write from the
1078
        // wbbd state machine (see below).
1079
1080
1081
        assign caddr = (wbbd busy) ? wbbd addr : iaddr:
        assign csclk = (wbbd busy) ? wbbd sck : ((spi is active) ? mgmt gpio in[4] : 1'b0);
1083
        assign cdata = (wbbd busy) ? wbbd data : idata;
1084
        assign cwstb = (wbbd busy) ? wbbd write : wrstb;
1085
1086
        assign odata = fdata(caddr);
1154
         if (cwstb == 1'b1) begin
                                      write enable
1155
                    case (caddr)
              /* Register 8'h00 is reserved for future use */
1156
1157
              /* Registers 8'h01 to 8'h07 are read-only and cannot be written */
                     8'h08: begin
                     pll ena <= cdata[0];</pre>
1159
                                                        write to register
                     pll dco ena <= cdata[1];
1161
1162
                     8'h09: begin
1163
                     pll bypass <= cdata[0]:
1164
1165
                     8'h0a: begin
1166
                     irg spi <= cdata[0]:
1167
1168
                     8'h0b: begin
1169
                     reset_reg <= cdata[0];
```

١.	Register	msb Housekeeping SPI register map								
	Address	7	6	5	4	3	2	1	I 0	comments
	0x00		unused/ undefined							
	0x01	unused manufacturer_ID[11:8] (= 0x4)							read-only	
	0x02	manufacturer_ID[7:0] (= 0x56)								read-only
	0x03		product_ID (= 0x11)							read-only
	0x04- 0x07	user_project_ID (unique value per project)							read-only	
	0x08	unused DLL DCO enable							default 0x02	
	0x09	unused DLL bypass							default 0x01	
	0x0A	unused CPU IRQ						default 0x00		
	0x0B	unused CPU reset						default 0x00		
	0x0C	unused CPU trap						read-only		
	0x0D- 0x10	DCO trim (26 bits) (= 0x3ffefff)						default 0x3ffefff		
	0x11	uni	used	PLL o	output divider 2 PLL output			output div	/ider	default 0x12
	0x12	unused				PLL feedback divider				default 0x04
	0x13		serial data 2	serial data 1	serial clock	serial load	serial reset	serial enable	serial xfer/ busy*	bits 6 to 1 are bit-bang control.

^{*} Bit is write-only for serial transfer, read-only for serial busy. During transfer, the busy bit is one. Transfer is complete when the busy bit returns to zero.

Front door

```
813
        // Instantiate the SPI interface protocol module
814
815
        housekeeping spi hkspi (
                                                               reset by POR
     .reset(~porb),
816
817
         .SCK(mgmt_gpio_in[4]),
         .SDI(mgmt gpio in[2]).
818
                                                                    SPI interface
819
         .CSB((spi_is_enabled) ? mgmt_gpio_in[3] : 1'b1),
820
         .SDO(sdo).
         .sdoenb(sdo enb).
821
822
         .idata(odata),
823
         .odata(idata).
                                      R/W address to housekeeping SPI register
824
         .oaddr(iaddr),
         .rdstb(rdstb).
825
826
         .wrstb(wrstb).
         .pass thru mgmt(pass thru mgmt),
827
         .pass thru mgmt delay(pass thru mgmt delay),
828
829
         .pass thru user(pass thru user).
         .pass thru user delay(pass thru user delay).
830
         .pass thru mgmt reset(pass thru mgmt reset),
831
         .pass thru user reset(pass thru user reset)
832
833
```

Wishbone back-door state machine

```
403    assign sys_select = (wb_adr_t[31:8] == SYS_BASE_ADR[31:8]);
404    assign gpto_select = (wb_adr_t[31:8] == GPIO_BASE_ADR[31:8]);
405    assign spt_select = (wb_adr_t[31:8] == SPI_BASE_ADR[31:8]);
406
```

```
102 module housekeeping #(
103 parameter GPIO_BASE_ADR = 32'h2600_6000,
104 parameter SPI_BASE_ADR = 32'h2610_6000,
105 parameter SYS_BASE_ADR = 32'h2620_6000,
106 parameter IO_CTRL_BITS = 13
```

```
/* Wishbone back-door state machine and address translation */
705
                                                                                     "WBBD RWO: begin
706
                                                                                        wbbd busy <= 1'b1:
                                                                              742
707
        always @(posedge wb clk i or posedge wb rst i) begin
                                                                              743
                                                                                        wbbd sck <= 1'b1:
708
    if (wb rst i) begin
                                                                              744
                                                                                        wb dat o[7:0] <= odata;
709
        wbbd sck <= 1'b0;
                                                                                        wbbd state <= `WBBD SETUP1:
                                                                              745
710
        wbbd write <= 1'b0:
                                                                              746
                                                                                    end
711
        wbbd addr <= 8'd0:
                                                                                    'WBBD SETUP1: begin
                                                                              747
712
        wbbd data <= 8'd0:
                                                                              748
                                                                                        wbbd busy <= 1 b1:
713
        wbbd busy <= 1'b0;
                                                                                        wbbd sck <= 1'b0:
                                                                              749
714
        wb ack o <= 1'b0;
                                                                                        wbbd addr <= spiaddr(wb adr i + 1);</pre>
                                                                              750
715
         wbbd state <= `WBBD IDLE:
                                                                                        if (wb sel i[1] & wb we i) begin
716
    end else begin
                                                                                         wbbd data <= wb dat i[15:8];
717
         case (wbbd state)
                                                                                        end
718
      `WBBD IDLE: begin
                                                                              754
                                                                                        wbbd_write <= wb_sel_i[1] & wb_we_i;
719
          wbbd busy <= 1'b0:
                                                                                        if (!spi is busy) begin
720
          if ((sys select | gpio select | spi select) &&
                                                                                            wbbd state <= `WBBD RW1;
                                                                              756
721
                wb cyc i && wb stb i) begin
                                                                                        end
722
       wb ack o <= 1'b0;
                                                                              758
                                                                                    end
723
      wbbd state <= `WBBD_SETUPO;
                                                                                    *WBBD RW1: begin
                                                                              759
724
          end
                                                                              760
                                                                                        wbbd busy <= 1'b1;
725
      end
                                                                                        wbbd sck <= 1'b1:
726
      `WBBD SETUPO: begin
                                                                              762
                                                                                        wb dat o[15:8] <= odata;
727
          wbbd sck <= 1'b0:
                                                                              763
                                                                                        wbbd state <= `WBBD SETUP2;
         wbbd addr <= spiaddr(wb adr i);
728
                                               transfer to housekeeping SPI register offset
729
          if (wb sel i[0] & wb we i) begin
                                                                                   WBBD SETUP2: begin
                                                                              765
730
          wbbd data <= wb dat i[7:0];
                                                                                        wbbd busy <= 1'b1;
                                                                              766
731
          end
                                                                              767
                                                                                        wbbd sck <= 1'b0:
732
          wbbd_write <= wb_sel_i[0] & wb_we_i;
                                                                                        wbbd addr <= spiaddr(wb adr i + 2);
                                                                              768
733
          wbbd busy <= 1'b1;
                                                                                        if (wb sel i[2] & wb we i) begin
                                                                              769
734
                                                                                         wbbd data <= wb dat i[23:16]:
                                                                              770
735
          // If the SPI is being accessed and about to read or
                                                                                        end
736
         // write a byte, then stall until the SPI is ready.
                                                                                        wbbd write <= wb sel i[2] & wb we i;
737
          if (!spi is busy) begin
                                                                                        if (!spi_is_busy) begin
738
              wbbd state <= `WBBD RWO;
                                                                                            wbbd state <= `WBBD RW2:
739
          end
                                                                                        end
740
     end
                                                                              776 end
```

如何決定 wbbd_addr from which source?

/* Memory map address to SPI address translation for back door access */

557

```
103
                                                                                                              parameter GPIO BASE ADR = 32'h2600 0000.
 558
         /* (see doc/memory map.txt)
                                                                                                      104
                                                                                                              parameter SPI BASE ADR = 32'h2610 0000,
 559
                                                                                                      105
                                                                                                              parameter SYS BASE ADR = 32'h2620 0000.
 560
         wire [11:0] gpio adr = GPIO BASE ADR[23:12];
                                                                                                      106
                                                                                                              parameter IO CTRL BITS = 13
 561
         wire [11:0] sys adr = SYS BASE ADR[23:12];
                                                                                                      107 ) (
 562
         wire [11:0] spi_adr = SPI BASE ADR[23:12];
                                                                                596
564
       function [7:0] spiaddr(input [31:0] wbaddress);
                                                                                597
                                                                                         gpio adr | 12'h000 : spiaddr = 8'h13; // GPIO control
565 begin
                                                                                598
566 /* Address taken from lower 8 bits and upper 4 bits of the 32-bit */
                                                                                599
                                                                                         sys adr | 12'h000 : spiaddr = 8'h1a; // Power monitor
    /* wishbone address.
567
                                                                                600
                                                                                         sys adr | 12'h004 : spiaddr = 8'h1b: // Output redirect
    case ({wbaddress[23:20], wbaddress[7:0]})
568
                                                                                601
                                                                                         sys adr | 12'h00c : spiaddr = 8'h1c: // Input redirect
        spi adr | 12'h000 : spiaddr = 8'h00; // SPI status (reserved)
569
                                                                                602
        spi adr | 12'h004 : spiaddr = 8'h03; // product ID
570
                                                                                603
                                                                                         gpio adr | 12'h025 : spiaddr = 8'h1d: // GPIO configuration
        spi adr | 12'h005 : spiaddr = 8'h02; // Manufacturer ID (low)
571
                                                                                604
                                                                                         gpio adr | 12'h024 : spiaddr = 8'h1e;
        spi adr | 12'h006 : spiaddr = 8'h01; // Manufacturer ID (high)
572
                                                                                605
                                                                                         gpio adr | 12'h029 : spiaddr = 8'h1f:
573
        spi adr | 12'h008 : spiaddr = 8'h07; // User project ID (low)
                                                                                606
                                                                                         gpio adr | 12'h028 : spiaddr = 8'h20;
        spi adr | 12'h009 : spiaddr = 8'h06; // User project ID .
574
                                                                                         gpio adr | 12'h02d : spiaddr = 8'h21;
                                                                                607
575
        spi adr | 12'h00a : spiaddr = 8'h05; // User project ID .
                                                                                         gpio adr | 12'h02c : spiaddr = 8'h22:
                                                                                608
576
        spi adr | 12'h00b : spiaddr = 8'h04: // User project ID (high)
                                                                                         opio adr | 12'h031 : spiaddr = 8'h23;
577
                                                               transfer to housekeeping SPI register offset 030 : spladdr = 8 h24;
578
        spi adr | 12'h00c : spiaddr = 8'h08; // PLL enables
                                                                                611
                                                                                         gpio adr | 12'h035 : spiaddr = 8'h25;
579
        spi adr | 12'h010 : spiaddr = 8'h09; // PLL bypass
                                                                                         gpio adr | 12'h034 : spiaddr = 8'h26;
                                                                                612
580
        spi adr | 12'h014 : spiaddr = 8'h0a; // IRO
                                                                                613
                                                                                         gpio adr | 12'h039 : spiaddr = 8'h27;
581
        spi adr | 12'h018 : spiaddr = 8'h0b; // Reset
                                                                                         gpio adr | 12'h038 : spiaddr = 8'h28;
        spi_adr | 12'h028 : spiaddr = 8'h0c; // CPU trap state
                                                                                614
582
        spi adr | 12'h01f : spiaddr = 8'h10; // PLL trim
                                                                                615
                                                                                         gpio adr | 12'h03d : spiaddr = 8'h29;
583
584
        spi adr | 12'h01e : spiaddr = 8'h0f; // PLL trim
                                                                                616
                                                                                         gpio adr | 12'h03c : spiaddr = 8'h2a;
        spi_adr | 12'h01d : spiaddr = 8'h0e; // PLL trim
                                                                                         gpio adr | 12'h041 : spiaddr = 8'h2b;
585
                                                                                617
        spi adr | 12'h01c : spiaddr = 8'h0d; // PLL trim
                                                                                618
                                                                                         gpio adr | 12'h040 : spiaddr = 8'h2c:
586
587
        spi adr | 12'h020 : spiaddr = 8'h11; // PLL source
                                                                                619
                                                                                         gpio adr | 12'h045 : spiaddr = 8'h2d;
```

102 module housekeeping #(

fdata for read register


```
// SPI Data transfer protocol. The wishbone back door may only be
        // used if the front door is closed (CSB is high or the CSB pin is
1076
        // not an input). The time to apply values for the back door access
1077
1078
        // is limited to the clock cycle around the read or write from the
1079
        // wbbd state machine (see below).
1080
1081
        assign caddr = (wbbd busy) ? wbbd addr : taddr;
1082
        assign csclk = (wbbd busy) ? wbbd sck : ((spi_is_active) ? mgmt_gpio_in[4] : 1'b0);
1083
        assign cdata = (wbbd busy) ? wbbd data : idata:
1084
        assign cwstb = (wbbd busy) ? wbbd write : wrstb;
1085
        assign odata = fdata(caddr):
```

```
/* Register bit to SPI address mapping */
408
        function [7:0] fdata(input [7:0] address);
410 begin
    case (address)
        /* Housekeeping SPI Protocol */
        8'h00 : fdata = 8'h00; // SPI status (fixed)
414
        /* Status and Identification */
        8'h01 : fdata = {4'h0, mfgr id[11:8]}; // Manufacturer ID (fixed)
        8'h02 : fdata = mfgr id[7:0]:
                                                   // Manufacturer ID (fixed)
        8'h03 : fdata = prod id;
                                                   // Product ID (fixed)
        8'h04 : fdata = mask rev[31:24];
                                                   // Mask rev (via programmed)
        8'h05 : fdata = mask_rev[23:16];
                                                   // Mask rev (via programmed)
        8'h06 : fdata = mask rev[15:8];
                                                   // Mask rev (via programmed)
        8'h07 : fdata = mask rev[7:0]:
                                                   // Mask rev (via programmed)
424
        /* Clocking control */
        8'h08 : fdata = {6'b000000, pll_dco_ena, pll_ena};
426
        8'h09 : fdata = {7'b00000000, pll bypass};
427
        8'h0a : fdata = {7'b00000000, irg spi};
        8'h0b : fdata = {7'b00000000, reset};
        8'h0c : fdata = {7'b00000000, trap}; // CPU trap state
        8'h0d : fdata = pll trim[7:0]:
430
        8'h0e : fdata = pll trim[15:8];
        8'h0f : fdata = pll trim[23:16];
        8'h10 : fdata = {6'b000000, pll_trim[25:24]};
        8'h11 : fdata = {2'b00, pll90 sel, pll sel};
        8'h12 : fdata = {3'b000, pll_div};
```

Register	. msb Housekeeping SPI register map Isb								
Address	7	6	5	4	3	2	1	1 0	comments
0x00	SPI status and control								unused/ undefined
0x01	unused manufacturer_ID[11:8] (= 0x4)							read-only	
0x02	manufacturer_ID[7:0] (= 0x56)							read-only	
0x03		product_ID (= 0x11)							read-only
0x04- 0x07	user_project_ID (unique value per project)						read-only		
0x08	unused DLL DCO enable						default 0x02		
0x09	unused DLL bypass						default 0x01		
0x0A	unused CPU IRQ						default 0x00		
0x0B	unused CPU reset						default 0x00		
0x0C	unused CPU trap						read-only		
0x0D- 0x10	DCO trim (26 bits) (= 0x3ffefff)						default 0x3ffefff		
0x11	unı	used	PLL o	output divider 2 PLL output di			/ider	default 0x12	
0x12	unused PLL feedb					feedbac	k divider		default 0x04
0x13		serial data 2	serial data 1	serial clock	serial load	serial reset	serial enable	serial xfer/ busy*	bits 6 to 1 are bit-bang control.

^{*} Bit is write-only for serial transfer, read-only for serial busy. During transfer, the busy bit is one. Transfer is complete when the busy bit returns to zero.

modules relative to DLL



verilog/rtl/caravel.v

```
766
        // DCO/Digital Locked Loop
767
768
        digital pll pll (
769
        'ifdef USE POWER PINS
770
                     .VPWR(vccd core),
771
                     .VGND(vssd core).
772
        endif
773
            .resetb(rstb l buf),
774
            .enable(spi pll ena),
775
            .osc(clock core buf),
776
            .clockp({pll clk, pll clk90}),
777
            .div(spi_pll_div),
778
            .dco(spi pll dco ena),
779
            .ext trim(spi pll trim)
780
```

```
782
        // Housekeeping interface
783
        housekeeping housekeeping (
784
785
        'ifdef USE POWER PINS
786
                     .VPWR(vccd core).
787
                     .VGND(vssd core).
788
        endif
789
790
            .wb clk i(caravel clk),
791
             .wb rstn i(caravel rstn),
792
793
             .wb_adr_i(mprj_adr_o_core),
794
             .wb dat i(mprj dat o core),
795
             .wb sel i(mprj sel o core),
            .wb we i(mprj we o core),
796
797
            .wb cyc i(hk cyc o).
798
             .wb stb i(hk stb o),
799
            .wb ack o(hk ack i).
800
             .wb dat o(hk dat i).
801
802
             .porb(porb 1).
803
804
             .pll ena(spi pll ena),
805
             .pll_dco_ena(spi_pll_dco_ena),
             .pll div(spi pll div).
806
             .pll sel(spi_pll_sel),
807
808
             .pll90 sel(spi pll90 sel),
809
            .pll trim(spi pll trim),
810
             .pll bypass(ext clk sel),
```

verilog/rtl/digital_pll.v (1)

```
caravel clocking
25 module digital pll(
                                                                                                                                      ext clk
    'ifdef USE POWER PINS
                                                                                                                    DLL
                                                                                                                             0° phase
                                                                                                                                      pll_clk
                                                                                                                                                             core_clk
       VPWR.
                                                                                              clock pin
                                                                                                                                                  (1-8)
                                                                                                                        clockp 90° phase
                                                                                                                                      pll clk90
28
29
    endif
                                                                                                                                                             user clk
                                                                                                                                               (1-8)
30
       resetb, enable, osc, clockp, div, dco, ext trim);
31
    ifdef USE POWER PINS
33
        input VPWR;
34
        input VGND;
35
    endif
36
                                                                    Low assert - POR
37
                                       // Sense negative reset
                      resetb:
        input
38
        input
                      enable:
                                       // Enable PLL
39
                                                                         external clock
        input
                                       // Input oscillator to match
                      osc:
40
        input [4:0]
                      div:
                                       // PLL feedback division ratio
                                                                          extfree-running (DCO mode), no need reference clock from osc
41
42
43
44
45
46
47
        input
                      dco:
                                       // Run in DCO mode
        input [25:0] ext trim:
                                       // External trim for DCO mode
                                                                           ext trim from spi pll - goto caravel.v
       output [1:0] clockp:
                                       // Two 90 degree clock phases
                      clockp buffer in;
        wire [1:0]
                                                // Input wires to clockp buffers
                                                                                       itrim for Trim bits applied to ring osc
       wire [25:0]
                      itrim;
48
49
50
51
52
53
54
55
56
                                       // Irin bits applied to the ring oscillator of otrim come from digital pll controller generates trim bits
       wire [25:0]
                      otrim:
                                       // Controller reset
        wire
                      creset;
                                       // Internal reset (external reset OR disable)
        wire
                      ireset:
                                                                 High assert
        assign ireset = ~resetb | ~enable;
       // In DCO mode: Hold controller in reset and apply external trim value
        assign itrim = (dco == 1'b0) ? otrim : ext trim;
                                                                   When DCO mode then no need pll controller, ring osc will provide the clock output
        assign creset = (dco == 1'b0) ? ireset : 1'b1;
                                                                  by ext_trim(manual trim) setting
```

verilog/rtl/digital_pll.v (2)

```
digital_pll

digital_pll_controller

ring_osc2x13
```

```
ring osc2x13 ringosc (
61
            .reset(ireset),
62
            .trim(itrim),
                                       itrim for ring osc
            .clockp(clockp buffer in)
63
                                       clockp ouput
64
65
66
       digital_pll_controller pll_control (
67
            .reset(creset),
                                            clockp input
68
            .clock(clockp_buffer_in[0]),
69
            .osc(osc).
                                             external clock (reference clock)
70
            .div(div),
71
            .trim(otrim)
                                otrim for digital pll controller generates trim bits
73
74
       (* keep *)
       sky130_fd_sc_hd__clkbuf_16 clockp_buffer_0 (
    ifdef USE POWER PINS
            .VPWR(VPWR).
            .VGND(VGND),
78
79
            .VPB(VPWR).
80
            .VNB(VGND),
81
    endif
82
            .A(clockp_buffer_in[0]),
                                         input
83
            .X(clockp[0])
                                        outut
84
86
       (* keep *)
       sky130_fd_sc_hd_clkbuf_16 clockp_buffer 1 (
87
    ifdef USE POWER PINS
            .VPWR(VPWR),
90
            .VGND(VGND).
91
            .VPB(VPWR).
92
            .VNB(VGND).
93
    endif
94
            .A(clockp buffer in[1]),
95
            .X(clockp[1])
                                        outut
96
98 endmodule
```

(* keep *)


59

verilog/rtl/ring_osc2x13.v

```
131 // Ring oscillator with 13 stages, each with two trim bits delay
-132 // (see above). Trim is not binary: For trim[1:0], lower bit
133 // trim[0] is primary trim and must be applied first: upper
134 // bit trim[1] is secondary trim and should only be applied
135 // after the primary trim is applied, or it has no effect.
 136 //
137 // Total effective number of inverter stages in this oscillator
138 // ranges from 13 at trim 0 to 65 at trim 24. The intention is
139 // to cover a range greater than 2x so that the midrange can be
140 // reached over all PVT conditions.
 141 //
142 // Frequency of this ring oscillator under SPICE simulations at
143 // nominal PVT is maximum 214 MHz (trim 0), minimum 90 MHz (trim 24).
 144
 145 module ring osc2x13(reset, trim, clockp);
 146
        input reset:
        input [25:0] trim;
 147
 148
        output[1:0] clockp;
 149
 150 'ifdef FUNCTIONAL
                            // i.e., behavioral model below
                                                  behavioral model
        reg [1:0] clockp;
 153
        reg hiclock:
 154
        integer i;
        real delay:
 156
        wire [5:0] bcount:
 158
        assign bcount = trim[0] + trim[1] + trim[2]
 159
                    + trim[3] + trim[4] + trim[5] + trim[6] + trim[7]
                    + trim[8] + trim[9] + trim[10] + trim[11] + trim[12]
 160
 161
                    + trim[13] + trim[14] + trim[15] + trim[16] + trim[17]
                    + trim[18] + trim[19] + trim[20] + trim[21] + trim[22]
 162
 163
                    + trim[23] + trim[24] + trim[25];
 164
 165
        initial begin
 166
            hiclock <= 1'b0:
 167
             delay = 3.0;
 168
        end
```

```
170
        // Fastest operation is 214 \text{ MHz} = 4.67 \text{ns}
        // Delay per trim is 0.02385
172
        // Run "hiclock" at 2x this rate, then use positive and negative
        // edges to derive the 0 and 90 degree phase clocks.
174
175
        always #delay begin
176
            hiclock <= (hiclock === 1'b0);
177
        end
178
        always @(trim) begin
            // Implement trim as a variable delay, one delay per trim bit
180
            delay = 1.168 + 0.012 * $itor(bcount);
182
        end
183
184
        always @(posedge hiclock or posedge reset) begin
            if (reset == 1'b1) begin
                                         when reset = 1 then no clock toggle
186
                clockp[0] <= 1'b0:
187
            end else begin
188
                clockp[0] <= (clockp[0] === 1'b0);</pre>
189
            end
190
        end
        always @(negedge hiclock or posedge reset) begin
            if (reset == 1'b1) begin
194
                clockp[1] <= 1'b0;
            end else begin
196
                clockp[1] <= (clockp[1] === 1'b0):
            end
198
        end
199
200 `else
                             // !FUNCTIONAL; i.e., gate level netlist below
```

phase 0 & phase 90 clock in behavior model



===	Case equality

Table 5-11—Definitions of equality operators


a ==== b	a equal to b, including x and z
a !== b	a not equal to b, including x and z
a == b	a equal to b, result can be unknown
a != b	a not equal to b, result can be unknown

```
170
        // Fastest operation is 214 MHz = 4.67ns
171
        // Delay per trim is 0.02385
172
        // Run "hiclock" at 2x this rate, then use positive and negative
        // edges to derive the 0 and 90 degree phase clocks.
174
175
        always #delay begin
176
            hiclock <= (hiclock === 1'b0):
                                               hiclock may be x or z when the behavoir
177
        end
178
179
        always @(trim) begin
180
            // Implement trim as a variable delay, one delay per trim bit
            delay = 1.168 + 0.012 * Sitor(bcount);
182
        end
184
        always @(posedge hiclock or posedge reset) begin
            if (reset == 1'b1) begin
                                            when reset = 1 then no clock toggle
186
                clockp[0] <= 1'b0;
187
            end else begin
                clockp[0] <= (clockp[0] === 1'b0);
188
189
            end
190
        end
        always @(negedge hiclock or posedge reset) begin
            if (reset == 1'b1) begin
194
                clockp[1] <= 1'b0;
            end else begin
196
                clockp[1] <= (clockp[1] === 1'b0);</pre>
197
            end
198
        end
199
200 'else
                            // !FUNCTIONAL; i.e., gate level netlist below
```

ring_osc2x13.v - gate level netlist

```
FUNCTIONAL
201
202
        wire [1:0] clockp:
                                                                                  // Buffered outputs a 0 and 90 degrees phase (approximately)
                                                                          228
203
        wire [12:0] d:
                                                                          229
204
        wire [1:0] c;
                                                                          230
                                                                                  sky130 fd sc hd clkinv 2 ibufp00 (
205
                                                                          231
                                                                                       .A(d[0]),
                                                                                                                 get phase 0 from d[0]
206
        // Main oscillator loop stages
                                                                          232
                                                                                       .Y(c[0])
207
                                                                          233
208
        genvar i;
                                                                          234
                                                                                  sky130 fd sc hd clkinv 8 ibufp01 (
209
        generate
                                                                          235
                                                                                       .A(c[0]).
210
            for (i = 0; i < 12; i = i + 1) begin : dstage
                                                                          236
                                                                                       .Y(clockp[0])
                delay stage id (
                                                                          237
                    .in(d[i]),
                                                                          238
                                                                                  sky130_fd_sc_hd_clkinv_2 ibufp10 (
213
                    .trim({trim[i+13], trim[i]}),
                                                                                       .A(d[6]),
                                                                                                                  get phase 90 from d[6]
214
                    .out(d[i+1])
                                                                          240
                                                                                       .Y(c[1])
215
                                                                          241
                                   delay stage trim[1,0] group is
216
            end
                                                                                  sky130 fd sc hd clkinv 8 ibufp11 (
        endgenerate
                                   mapping to digital pll controller.v
                                                                          243
                                                                                      .A(c[1]),
218
                                                                          244
                                                                                       .Y(clockp[1])
219
        // Reset/startup stage
                                                                          245
220
                                                                          246
        start stage iss (
                                                                               endif // !FUNCTIONAL
            .in(d[12]),
                                                                                ___odule
            .trim({trim[25], trim[12]}),
                                              start_stage - ring_osc2x13.v - start_stage
224
            .reset(reset),
            .out(d[0])
226
```


ring_osc2x13.v - delay_stage



```
22 module delay stage(in, trim, out);
       input in:
       input [1:0] trim;
       output out;
       wire d0, d1, d2, ts;
       sky130_fd_sc_hd_clkbuf_2 delaybuf0 (
           .A(in),
           .X(ts)
       sky130_fd_sc_hd_clkbuf_1 delaybuf1 (
           .A(ts),
36
           .X(d0)
       sky130_fd_sc_hd_einvp_2 delayen1 (
40
           .A(d0).
           .TE(trim[1]),
           .Z(d1)
      sky130 fd sc hd einvn 4 delayenb1 (
```

```
.TE_B(trim[1]),
           .Z(d1)
       sky130_fd_sc_hd__clkinv_1 delayint0 (
           .A(d1).
           .Y(d2)
54
55
      sky130_fd_sc_hd__einvp_2 delayen0 (
           .A(d2),
           .TE(trim[0]),
           .Z(out)
60
       sky130 fd sc hd einvn 8 delayenb0 (
           .A(ts),
           .TE_B(trim[0]),
           .Z(out)
68 endmodule
```

ring_osc2x13.v - satrt_stage



```
70 module start stage(in, trim, reset, out);
         input in:
        input [1:0] trim;
        input reset;
        output out;
        wire d0. d1. d2. ctrl0. one:
        sky130 fd sc hd clkbuf 1 delaybuf0 (
 79
80
             .A(in),
             .X(d0)
        sky130_fd_sc_hd_einvp_2 delayen1 (
             .A(d0).
            .TE(trim[1]),
 86
             .Z(d1)
 88
89
90
        sky130_fd_sc_hd_einvn_4 delayenb1 (
             .A(in),
            .TE B(trim[1]),
        sky130_fd_sc_hd__clkinv_1 delayint0 (
             .A(d1),
97
98
99
100
             .Y(d2)
        sky130_fd_sc_hd_einvp_2 delayen0 (
             .A(d2).
             .TE(trim[0]).
             .Z(out)
104
106
        sky130 fd sc hd einvn 8 delayenb0 (
107
             .A(in),
108
             .TE B(ctrl0).
109
             .Z(out)
110
111
112
        sky130_fd_sc_hd_einvp_1 reseten0 (
113
             .A(one).
114
             .TE(reset),
115
             .Z(out)
116
117
118
        sky130_fd_sc_hd_or2_2 ctrlen0 (
119
             .A(reset),
120
             .B(trim[0]),
121
             .X(ctrl0)
122
123
124
        sky130 fd sc hd conb 1 const1 (
125
             .HI(one),
126
127
128
129 endmodule
```

Thermometer code


```
// |<--second-->|<-- first-->|
    (tint == 5'd1) ? 26'b000000000000 0000000000001:
        (tint == 5'd2)
                 ? 26'b0000000000000 0000001000001 :
                 ? 26'b0000000000000 0010001000001 :
                 ? 26'b0000000000000 0010001001001 :
        (tint == 5'd4)
                 ? 26'b0000000000000 0010101001001 :
        (tint == 5'd5)
                 ? 26'b0000000000000 1010101001001 :
79
        (tint == 5'd7) ? 26'b000000000000 1010101101001 :
80
                 ? 26'b0000000000000 1010101101101 :
        (tint == 5'd8)
81
        (tint == 5'd9) ? 26'b000000000000 1011101101101 :
82
        (tint == 5'd10) ? 26'b000000000000 1011101111101 :
        (tint == 5'd11) ? 26'b000000000000 1111101111101 :
83
84
        (tint == 5'd12) ? 26'b000000000000 1111101111111 :
85
        (tint == 5'd13) ? 26'b000000000000 1111111111111 :
86
        87
        88
        89
        (tint == 5'd17) ? 26'b0010001001001 11111111111111 :
90
        91
        92
        (tint == 5'd20) ? 26'b1010101101001 11111111111111 :
93
        94
        95
        96
        97
        98
              26'b111111111111 11111111111111;
99
```

DLL operation

- The DLL operates by taking the ring oscillator output, reducing its frequency through a feedback divider(??), and comparing the result to the input clock. If the frequency of the divided-down ring oscillator output is faster than the input clock frequency, then an additional delay stage is added to the ring oscillator, making it run slower. If the frequency of the divided-down ring oscillator output is slower than the input clock frequency, then a delay stage is subtracted from the ring oscillator, making it faster. This operation is performed in a continuous loop to keep the DLL frequency locked to the input clock.
- WARNING: Using discrete delay state insertion and removal results in high phase noise (cycle to cycle jitter) on the core clock when running in DLL mode, due to instantaneous changes of 250ps between cycles (a 0.25% change in the clock period). User projects that require a clock with low phase noise should use the external clock (DLL in bypass mode), and if the project requires a higher clock rate, then the 10MHz clock on the demonstration board may be replaced with another oscillator of the same footprint with a frequency up to 50MHz. The DLL running in DCO mode has low cycle-to-cycle jitter but will have a large drift component, as it is not temperature stabilized.

verilog/rtl/digital_pll_controller.v

```
17 // (True) digital PLL
18 //
19 // Output goes to a trimmable ring oscillator (see documentation).
20 // Ring oscillator should be trimmable to above and below maximum
21 // ranges of the input.
22 //
23 // Input "osc" comes from a fixed clock source (e.g., crystal oscillator
24 // output).
25 //
26 // Input "div" is the target number of clock cycles per oscillator cycle.
27 // e.g., if div == 8 then this is an 8X PLL.
28 //
29 // Clock "clock" is the PLL output being trimmed.
30 // (NOTE: To be done: Pass-through enable)
31 //
32 // Algorithm:
33 //
34 // 1) Trim is done by thermometer code. Reset to the highest value
         in case the fastest rate clock is too fast for the logic.
36 //
37 // 2) Count the number of contiguous 1s and 0s in "osc"
         periods of the master clock. If the count maxes out, it does
         not roll over.
39 //
40 //
41 // 3) Add the two counts together.
42 //
43 // 4) If the sum is less than div, then the clock is too slow, so
         decrease the trim code. If the sum is greater than div, the
44 //
         clock is too fast, so increase the trim code. If the sum
45 //
46 //
         is equal to div, the the trim code does not change.
47 //
```



thermometer code

verilog/rtl/digital_pll_controller.v

When DCO mode, reset = 1 else (in DLL mode) output auto generates trim bits

```
49 module digital pll controller(reset, clock, osc, div, trim);
50
       input reset:
       input clock;
                         clock from ring osc
52
       input osc:
                          external clock
       input [4:0] div:
       output [25:0] trim:
                                   // Use ring osc2x13, with 26 trim bits
       wire [25:0] trim;
57
       reg [2:0] oscbuf:
58
       reg [2:0] prep;
59
60
       reg [4:0] count0;
61
       reg [4:0] count1:
62
                           // Includes 2 bits fractional
       reg [6:0] tval;
63
       wire [4:0] tint:
                           // Integer part of the above
64
65
       wire [5:0] sum;
66
67
       assign sum = count0 + count1;
68
69
       // Integer to thermometer code (maybe there's an algorithmic way?)
       assign tint = tval[6:2];
```

trim is come from tval

```
(tint == 5'd2) ? 26'b000000000000 0000001000001:
     (tint == 5'd3) ? 26'b000000000000 0010001000001 :
     (tint == 5'd4) ? 26'b000000000000 0010001001001 :
     (tint == 5'd6) ? 26'b000000000000 1010101001001 :
79
     (tint == 5'd7) ? 26'b000000000000 1010101101001 :
80
     (tint == 5'd8) ? 26'b000000000000 1010101101101 :
     (tint == 5'd9) ? 26'b000000000000 1011101101101 :
82
     (tint == 5'd10) ? 26'b000000000000 1011101111101 :
     (tint == 5'd11) ? 26'b000000000000 1111101111101 :
84
     (tint == 5'd12) ? 26'b0000000000000_1111101111111 :
     87
     89
     90
     92
     94
     95
     96
     98
        99
```

```
100
        always @(posedge clock or posedge reset) begin
101
        if (reset == 1'b1) begin
102
             tval <= 7'd0; // Note: trim[0] must be zero for startup to work.
103
             oscbuf <= 3'd0;
104
             prep <= 3'd0;
105
             count0 <= 5'd0;
106
             count1 <= 5'd0;
107
108
        end else begin
109
             oscbuf <= {oscbuf[1:0], osc};
110
111
            if (oscbuf[2] != oscbuf[1]) begin
                                                      detect osc toggle
112
             count1 <= count0:
113
             count0 <= 5'b00001;
                                                     f count 1 is number clock of osc=0 then count 1 is number
114
             prep <= {prep[1:0], 1'b1};
                                                     clock of osc=1
115
116
             if (prep == 3'b111) begin
                                                      after toggle 3 times, 4th toggle then pre = 111
117
                 if (sum > div) begin
118
                     if (tval < 127) begin
                                                          sum > div means clock is too fast then add trim
119
                          tval <= tval + 1:
120
                     end
121
                 end else if (sum < div) begin
122
                     if (tval > 0) begin
123
                          tval <= tval - 1;
                                                          sum < div means clock is too slow then decrease trim
124
                     end
125
                 end
126
             end
127
             end else begin
128
             if (count0 != 5'b11111) begin
129
                     count0 <= count0 + 1;
                                                      increase count0 when osc no changed
130
             end
131
             end
132
        end
        end
133
134
135 endmodule
                     // digital_pll_controller
```