Jing-Hua (Joseph) Chang

□ (+886) 912-873-887 ☑ dong.joseph7@gmail.com **in** LinkedIn **⊙** GitHub

EDUCATION

National Taiwan University (NTU)

Sep.2020 - Present

B.S. in Engineering Science and Ocean Engineering (track: Optoelectronics and Informaion Engineering) 🎏

• Overall GPA: 3.5/4.0

M.S. in Engineering Science and Ocean Engineering (track: Information Engineering) - Admitted

RESEARCH EXPERIENCE

High Efficiency Circuit and System Laboratory

Jul.2022 - Feb.2024

Advisor: Professor Jau-Horng, Chen

- Constructing MCML cell library (Analog schematic & layout design) for VLSI digital design flow, EDA optimization
- High-speed DFF research & implementation

Robot Learning Lab

Feb. 2024 - Present

Advisor: Professor Shao-Hua, Sun

• Reinforcement Learning paper research

INTERNSHIPS

Lumentum Nov.2023 - June.2024

Software Developer - Product Team

- Develop a portable software program for VCSEL die crack detection, decode & decrypt XY-coordinates, wafer mask generation & visualization. (OpenCV, Python, Docker)
- Use OpenCV to preprocess microscopic VCSEL .bmp images and calculate its die eye area, width, and length. (C++) 🖸
- Experienced in VCSEL wafer testing using VNA probing and laser beam profiler to collect S-parameter & Smith chart.

Samsung Electronics July.2023 - Nov.2023

Field Application Engineer - SSD Memory Team

- SSD FIO Testing Automation on Linux-Based Multi-Server (Python & Bash) 🖹 🛇
- Perform solid state drive testing on server (performance, OS installation, stress, power cycle, chamber temperature test)
- Participate in Korean classes.

COMPETITIONS

Programming Design and Optimization - Hackathon

May.2024

Group leader

• C++ coding competition. Ranking 7th place. ◆

Genius for home - MediaTek

May.2023

Group leader

• Propose net-zero food carbon footprint App. 🚨 🗸

Coursework

SoC Design Laboratory

- Caravel SoC architecture workload optimization (RTL, firmware, software, HLS)
- Hardware accelerator, UART, SDRAM banking, AXI bus, Wishbone.

Logic Design

· Labs: FPGA

Digital Signal Processing in VLSI Design



July.2021, Jun.2023

Feb.2021 - Jun.2022

Sep.2022, Apr.2023

ESOE Student Association

Fingerstyle Guitar Club

Kind Kids Friends Group

Guitarist & Design officer

Volunteer

Academic affairs officer & IT officer

• Fingerstyle guitar solo, sing guitar. D

• Organize study materials using the Box platform and share solutions on a personal blog.

• Participate in the volunteer work at Ruibei Elementary School in Hualien county