LabD

https://github.com/Josephood7/sdram

▼ Team member

羅崇榮 R10522526

陳靖雯 R12922a10

張景華 B09505021

▼ the SDRAM controller design, SDRAM bus protocol

The controller interacts with the SDRAM bus protocol to realize the prefetch technique.

```
//// IDLE STATE /////
233
               IDLE: begin
234
235
                  if (refresh_flag_q) begin // we need to do a refresh
236
                      state_d = PRECHARGE;
237
                      next_state_d = REFRESH;
                      precharge_bank_d = 3'b100; // all banks
238
                      refresh_flag_d = 1'b0; // clear the refresh flag
239
                   end
240
241
                  else if(prefetch)begin
                    //cmd_d = CMD_READ;
242
                    a_d = {2'b0, 1'b0, saved_addr_d[7:0], 2'b0};
243
                    ba_d = saved_addr_d[9:8];
244
245
                  end
246
                   else if (!ready_q) begin // operation waiting
                      ready_d = 1'b1; // clear the queue
247
                      rw_op_d = saved_rw_q; // save the values we'll need later
248
249
                      addr_d = saved_addr_q;
        399
                always@(posedge clk)begin
        400
                  if(rst)begin
        401
                       prefetch <= 1'b0;
        402
                  end
                  else begin
        403
        404
                       if(in valid) prefetch <= 1'b0;</pre>
                       else if(out valid) prefetch <= 1'b1;</pre>
        405
                  end
        406
        407
                end
```

▼ Introduce the prefetching scheme

In the original framework, when the system is in the IDLE state, it needs to wait for three cycles before proceeding to the next step. However, in reality, once we output a piece of data, we can already start processing the next set of data. Therefore, we have introduced a prefetch flag. When out_valid is 1, the system will prefetch the address of the next data, so that in the IDLE state, it only needs to wait for two cycles, reducing the overall required cycles for the Read operation from the original 9 cycles to 8 cycles.

When prefetching, put the read address and Bank address into SDRAM first. So that while it is accessed, we simply access it from SDRAM, which is near to the hardware.

• If the prefetch flag is raised, at IDLE state, send read address to the sdram

```
IDLE: begin
    if (refresh flag q) begin // we need to do a refresh
       state d = PRECHARGE;
       -next--state-d-=-REFRESH;----
       precharge bank d = 3'b100; // all banks
        refresh_flag_d = 1'b0; // clear the refresh flag
   else if(prefetch)begin
     //cmd d = CMD READ;
     a d = \{2'b0, 1'b0, saved addr d[7:0], 2'b0\};
     ba_d = saved_addr_d[9:8];
    else if (!ready_q) begin // operation waiting
        ready_d = 1'b1; // clear the queue
        rw op d = saved rw q; // save the values we'll need later
       addr d = saved addr q;
        if (saved_rw_q) // Write
            data d = saved data q;
```

- Once *out_valid* is raised, start prefetch. When *in_valid*, stop prefetching.
- Add a prefetch flag

```
always@(posedge clk)begin
   if(rst)begin
       prefetch <= 1'b0;
   end
   else begin
       if(in_valid) prefetch <= 1'b0;
       else if(out_valid) prefetch <= 1'b1;
       else prefetch <= 0;
   end
end</pre>
```




▼ prefetch result

Our optimized matrix multiplication with -O1 compiler

```
josephood7@josephood7-VirtualBox:~/lab-sdram/testbench/counter_la$ ./run_sim
Reading counter la.hex
counter la.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la.vcd opened for output.
LA Test 1 started
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value p
assed, 0x003e
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value p
assed, 0x0044
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value p
assed, 0x004a
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value p
assed, 0x0050
LA Test 2 passed
Total cycles:
                   26220
```


IDLE state spend 3 cycles



- After prefetch is introduced.
- Improved by 2k cycle.

```
josephood7@josephood7-VirtualBox:~/lab-sdram/testbench/counter_la$ ./run_sim
Reading counter_la.hex counter_la.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter la.vcd opened for output.
LA Test 1 started
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value p
assed, 0x003e
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value p
assed, 0x0044
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value p
assed, 0x004a
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value p
assed, 0x0050
LA Test 2 passed
Total cycles:
                    24166
```

IDLE state spend 2 cycles



▼ prefetch - faster approach


Instead of using *sdram*, we implement prefetch buffer in *counter_la*. The result is significantly faster than our previous approach.

```
00
                          ===== Buffer Only for muls =============
01
02
        reg [31:0] prefetch_buf0 [6:0];
03
        wire [2:0] prefetch_buf0_idx;
04
        assign prefetch_buf0_idx = ((wbs_adr_i[7:0] - 8'd4) >> 2);
05
06
        reg [31:0] prefetch_buf1 [6:0];
reg [31:0] prefetch_buf2 [6:0];
07
08
        //write buffer
09
        integer i0;
10
11
12
        always @(posedge clk) begin
   if(rst) begin
   for(i0 = 0; i0 < 7; i0 = i0 + 1) begin</pre>
                       prefetch_buf0[i0] <= 0;
prefetch_buf1[i0] <= 0;</pre>
13
14
15
16
                       prefetch_buf2[i0] <= 0;</pre>
17
             end else if(valid && wbs_we_i && (wbs_adr_i < 32'h3800_0020) && (wbs_adr_i > 32'h3800_0000)) begin
                  prefetch_buf0[prefetch_buf0_idx] <= wbs_dat_i;</pre>
19
20
21
             end else if(valid && wbs_we_i && (wbs_adr_i < 32'h3800_0040) && (wbs_adr_i > 32'h3800_0020)) begin
             prefetch_buf1[prefetch_buf0_idx] <= wbs_dat_i;
end else if(valid && wbs_we_i && (wbs_adr_i < 32'h3800_0060) && (wbs_adr_i > 32'h3800_0040)) begin
prefetch_buf2[prefetch_buf0_idx] <= wbs_dat_i;</pre>
22
23
```

```
//read buffer
127
        reg prefetch_out_valid;
128
        reg [31:0] prefetch_D;
129
        reg prefetch_out_valid_reg;
always @(posedge clk) begin
130
131
             if(rst) begin
132
133
                 prefetch_out_valid_reg <= 0;</pre>
             end else begin
134
                 prefetch_out_valid_reg <= prefetch_out_valid;</pre>
135
136
137
138
        always @(*) begin
139
140
             prefetch_out_valid = 0;
141
             prefetch_D = 0;
142
             if((~prefetch_out_valid_reg) && valid && ~wbs_we_i && (wbs_adr_i[31:24] == 16'h38)) begin
                     if((wbs_adr_i[11:0] > 12'h000) && (wbs_adr_i[11:0] < 12'h020)) begin
    //$display("prefetch read: Addr->%x", wbs_adr_i);
143
144
145
                           prefetch_out_valid = 1;
146
                           prefetch_D = prefetch_buf0[prefetch_buf0_idx];
147
                     end else if((wbs_adr_i[11:0] > 12'h020) && (wbs_adr_i[11:0] < 12'h040)) begin</pre>
148
                           prefetch_out_valid = 1;
149
                           prefetch_D = prefetch_buf1[prefetch_buf0_idx];
                     end else if((wbs_adr_i[11:0] > 12'h040) && (wbs_adr_i[11:0] < 12'h060)) begin
150
                           prefetch_out_valid = 1;
151
                           prefetch_D = prefetch_buf2[prefetch_buf0_idx];
152
                     end
153
154
             end
        end
155
156
157
```

• 2 times faster than the previous prefetch approach.

```
josephood7@josephood7-VirtualBox:~/lab-sdram/testbench/counter_la$ ./run_sim
Reading counter_la.hex
counter_la.hex loaded into memory
Memory \frac{1}{5} bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter la.vcd opened for output.
LA Test 1 started
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value p
assed, 0x003e
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value p
assed, 0x0044
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value p
assed, 0x004a
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value p
assed, 0x0050
LA Test 2 passed
Total cycles:
                   21821
```





▼ Introduce the bank interleave for code and data

Basically, according to the address[9:8], which is the Bank Address. We can determine which bank does the data or code stores.

```
always@(*)begin
    bwen = 4'b0000;
    bren = 4'b00000;
    if(Data in enable)begin//Data in enable||Data out enable
        case(Bank_temp)
            2'b00:begin
                bwen = 4'b0001;
                bren = 4'b0000;
            end
            2'b01:begin
                bwen = 4'b0010;
                bren = 4'b00000;
            end
            2'b10:begin
                bwen = 4'b0100;
                bren = 4'b0000;
            end
            2'b11:begin
                bwen = 4'b1000;
                bren = 4'b0000;
            end
        endcase
```

```
end else if(Command[2] == `READ)begin//Data_out_enable, Command[1] == `READ
        case(Bank_temp)
             2'b00:begin
                 bwen = 4'b0000:
                 bren = 4'b0001;
             2'b01:begin
                 bwen = 4'b00000;
                 bren = 4'b0010;
             end
             2'b10:begin
                 bwen = 4'b0000;
                 bren = 4'b0100;
             end
             2'b11:begin
                 bwen = 4'b0000;
                 bren = 4'b1000;
             end
        endcase
    end
end
391
        blkRam#(.SIZE(mem_sizes), .BIT_WIDTH(DQ_BITS))
392
        Bank0(
393
            .clk(Sys_clk),
            .we(bwen[0]),
394
395
            .re(bren[0]),
396
            .waddr(Col_brst[9:0]),
            .raddr(Col_brst[9:0]),
397
            .d(bdi[0]),
398
399
            .q(bdq[0])
400
401
        blkRam#(.SIZE(mem_sizes), .BIT_WIDTH(DQ_BITS))
402
        Bank1(
            .clk(Sys_clk),
403
            .we(bwen[1]),
404
            .re(bren[1]),
405
            .waddr(Col_brst[9:0]),
406
407
            .raddr(Col_brst[9:0]),
            .d(bdi[1]),
408
409
            .q(bdq[1])
410
411
        blkRam#(.SIZE(mem_sizes), .BIT_WIDTH(DQ_BITS))
        Bank2(
412
            .clk(Sys_clk),
413
414
            .we(bwen[2]),
            .re(bren[2]),
.waddr(Col_brst[9:0]),
415
416
            .raddr(Col_brst[9:0]),
417
            .d(bdi[2]),
418
            .q(bdq[2])
419
420
        blkRam#(.SIZE(mem_sizes), .BIT_WIDTH(DQ_BITS))
421
        Bank3(
422
423
            .clk(Svs clk).
```

```
{A10_precharge[0], A10_precharge[1]} <= {A10_precharge[1], A10_precharge[2]};
end

{Command[0], Command[1]} <= {Command[1], Command[2]};
{Col_addr[0], Col_addr[1]} <= {Col_addr[1], Col_addr[2]};
{Bank_addr[0], Bank_addr[1]} <= {Bank_addr[1], Bank_addr[2]};

{Bank_precharge[0], Bank_precharge[1]} <= {Bank_precharge[1], Bank_precharge[2]};
{A10_precharge[0], A10_precharge[1]} <= {A10_precharge[1], A10_precharge[2]};

if(Read_enable)begin//Command[2] == `READ

Bank_temp <= Ba;//Bank_addr[2]

Bank_temp_buf <= Bank_temp;
end else begin

Bank_temp <= Bank_addr[0];
Bank_temp_buf <= Bank_temp;
end
end
end</pre>
```

▼ Introduce how to modify the linker to load address/data in two different bank

The bank address is specified as add[9:8], which is the Ba in 0x3800 0(Ba)00.


Thus, we allocate 0000~01FF to the code and 0200~03FF to the data.

```
50
            .data :
51
            {
52
                     . = ALIGN(8);
                     _fdata = `;´
*(.data .data.* .gnu.linkonce.d.*)
53
54
55
                     *(.data1)
56
                     _gp = ALIGN(16);
                     *(.sdata .sdata.* .gnu.linkonce.s.*)
57
                     . = ALIGN(8);
58
59
                     edata =
           } > data AT > flash
60
61
62
            .bss :
63
            {
                     . = ALIGN(8);
64
                     _fbss = .;
*(.dynsbss)
65
66
                     *(.sbss .sbss.* .gnu.linkonce.sb.*)
68
                     *(.scommon)
                    *(.dynbss)
*(.bss .bss.* .gnu.linkonce.b.*)
69
70
71
                     *(COMMON)
72
                     . = ALIGN(8);
73
                    _ebss = .;
                     _end = .;
74
           } > data AT > flash
75
77
            .mprjram :
78
            {
79
                      . = ALIGN(8):
                     _{fsram} = .;
80
                      *libgcc.a:*(.text .text.*)
81
82
            } > mm AT > flash
83
```

▼ Observe SDRAM access conflicts with SDRAM refresh

- sdram refresh
 - if SDRAM doesn't conduct read or write operation, it would need to enter the refresh state, which is the state 7 in the following waveform.





In the above example, we could find that due to *refresh_ctrl_d* has reached 750, the state first enter the precharge state first, then it enters the refresh state.