

LabD

<https://github.com/Josephhood7/sdram>

▼ Team member

羅崇榮 R10522526

陳靖雯 R12922a10

張景華 B09505021

▼ the SDRAM controller design, SDRAM bus protocol

The controller interacts with the SDRAM bus protocol to realize the prefetch technique.

```
233         ///// IDLE STATE /////
234         IDLE: begin
235             if (refresh_flag_q) begin // we need to do a refresh
236                 state_d = PRECHARGE;
237                 next_state_d = REFRESH;
238                 precharge_bank_d = 3'b100; // all banks
239                 refresh_flag_d = 1'b0; // clear the refresh flag
240             end
241             else if(prefetch)begin
242                 //cmd_d = CMD_READ;
243                 a_d = {2'b0, 1'b0, saved_addr_d[7:0], 2'b0};
244                 ba_d = saved_addr_d[9:8];
245             end
246             else if (!ready_q) begin // operation waiting
247                 ready_d = 1'b1; // clear the queue
248                 rw_op_d = saved_rw_q; // save the values we'll need later
249                 addr_d = saved_addr_q;

399     always@(posedge clk)begin
400         if(rst)begin
401             prefetch <= 1'b0;
402         end
403         else begin
404             if(in_valid) prefetch <= 1'b0;
405             else if(out_valid) prefetch <= 1'b1;
406         end
407     end
```

▼ Introduce the prefetching scheme

In the original framework, when the system is in the IDLE state, it needs to wait for three cycles before proceeding to the next step. However, in reality, once we output a piece of data, we can already start processing the next set of data.

Therefore, we have introduced a prefetch flag. When `out_valid` is 1, the system will prefetch the address of the next data, so that in the IDLE state, it only needs to wait for two cycles, reducing the overall required cycles for the Read operation from the original 9 cycles to 8 cycles.

When prefetching, put the read address and Bank address into SDRAM first. So that while it is accessed, we simply access it from SDRAM, which is near to the hardware.

- If the prefetch flag is raised, at IDLE state, send read address to the sdram

```
IDLE: begin
    if (refresh_flag_q) begin // we need to do a refresh
        state_d = PRECHARGE;
        next_state_d = REFRESH;
        precharge_bank_d = 3'b100; // all banks
        refresh_flag_d = 1'b0; // clear the refresh flag
    end
    else if(prefetch)begin
        //cmd_d = CMD_READ;
        a_d = {2'b0, 1'b0, saved_addr_d[7:0], 2'b0};
        ba_d = saved_addr_d[9:8];
    end
    else if (!ready_q) begin // operation waiting
        ready_d = 1'b1; // clear the queue
        rw_op_d = saved_rw_q; // save the values we'll need later
        addr_d = saved_addr_q;



        if (saved_rw_q) // Write
            data_d = saved_data_q;
```

- Once `out_valid` is raised, start prefetch. When `in_valid`, stop prefetching.
- Add a prefetch flag

```

always@(posedge clk)begin
    if(rst)begin
        prefetch <= 1'b0;
    end
    else begin
        if(in_valid) prefetch <= 1'b0;
        else if(out_valid) prefetch <= 1'b1;
        else prefetch <= 0;
    end
end
end

```




▼ prefetch result

- Our optimized matrix multiplication with -O1 compiler

```
josephood7@josephood7-VirtualBox:~/lab-sdram/testbench/counter_la$ ./run_sim
Reading counter_la.hex
counter_la.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la.vcd opened for output.
LA Test 1 started
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x003e
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0044
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004a
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050
LA Test 2 passed
Total cycles:      26220
```


IDLE state spend 3 cycles



- After prefetch is introduced.
- Improved by 2k cycle.

```
josephood7@josephood7-VirtualBox:~/lab-sdram/testbench/counter_la$ ./run_sim
Reading counter_la.hex
counter_la.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la.vcd opened for output.
LA Test 1 started
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x003e
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0044
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x004a
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value passed, 0x0050
LA Test 2 passed
Total cycles:      24166
```

IDLE state spend 2 cycles



▼ prefetch - faster approach

Instead of using *sdr*, we implement prefetch buffer in *counter_la*. The result is significantly faster than our previous approach.

```

99 //////////////////////////////////////////////////
00 //===== Buffer Only for muls =====
01
02 reg [31:0] prefetch_buf0 [6:0];
03 wire [2:0] prefetch_buf0_idx;
04 assign prefetch_buf0_idx = ((wbs_adr_i[7:0] - 8'd4) >> 2);
05
06 reg [31:0] prefetch_buf1 [6:0];
07 reg [31:0] prefetch_buf2 [6:0];
08 //write buffer
09 integer i0;
10 always @(posedge clk) begin
11     if(rst) begin
12         for(i0 = 0; i0 < 7; i0 = i0 + 1) begin
13             prefetch_buf0[i0] <= 0;
14             prefetch_buf1[i0] <= 0;
15             prefetch_buf2[i0] <= 0;
16         end
17     end else if(valid && wbs_we_i && (wbs_adr_i < 32'h3800_0020) && (wbs_adr_i > 32'h3800_0000)) begin
18         prefetch_buf0[prefetch_buf0_idx] <= wbs_dat_i;
19     end else if(valid && wbs_we_i && (wbs_adr_i < 32'h3800_0040) && (wbs_adr_i > 32'h3800_0020)) begin
20         prefetch_buf1[prefetch_buf0_idx] <= wbs_dat_i;
21     end else if(valid && wbs_we_i && (wbs_adr_i < 32'h3800_0060) && (wbs_adr_i > 32'h3800_0040)) begin
22         prefetch_buf2[prefetch_buf0_idx] <= wbs_dat_i;
23     end
24 end

```

```

127 //read buffer
128 reg prefetch_out_valid;
129 reg [31:0] prefetch_D;
130 reg prefetch_out_valid_reg;
131 always @(posedge clk) begin
132     if(rst) begin
133         prefetch_out_valid_reg <= 0;
134     end else begin
135         prefetch_out_valid_reg <= prefetch_out_valid;
136     end
137 end
138 always @(*) begin
139     prefetch_out_valid = 0;
140     prefetch_D = 0;
141     if((~prefetch_out_valid_reg) && valid && ~wbs_we_i && (wbs_adr_i[31:24] == 16'h38)) begin
142         if((wbs_adr_i[11:0] > 12'h000) && (wbs_adr_i[11:0] < 12'h020)) begin
143             //display("prefetch read: Addr->%x", wbs_adr_i);
144             prefetch_out_valid = 1;
145             prefetch_D = prefetch_buf0[prefetch_buf0_idx];
146         end else if((wbs_adr_i[11:0] > 12'h020) && (wbs_adr_i[11:0] < 12'h040)) begin
147             prefetch_out_valid = 1;
148             prefetch_D = prefetch_buf1[prefetch_buf0_idx];
149         end else if((wbs_adr_i[11:0] > 12'h040) && (wbs_adr_i[11:0] < 12'h060)) begin
150             prefetch_out_valid = 1;
151             prefetch_D = prefetch_buf2[prefetch_buf0_idx];
152         end
153     end
154 end
155 end
156 //=====
157


```

- 2 times faster than the previous prefetch approach.

```

josephood7@josephood7-VirtualBox:~/lab-sdram/testbench/counter_la$ ./run_sim
Reading counter_la.hex
counter_la.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
VCD info: dumpfile counter_la.vcd opened for output.
LA Test 1 started
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value p
assed, 0x003e
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value p
assed, 0x0044
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value p
assed, 0x004a
Call function matmul() in User Project BRAM (mprjram, 0x38000000) return value p
assed, 0x0050
LA Test 2 passed
Total cycles:      21821

```





```
always@(*)begin
    bwen = 4'b0000;
    bren = 4'b0000;
    if(Data_in_enable)begin//Data_in_enable||Data_out_enable
        case(Bank_temp)
            2'b00:begin
                bwen = 4'b0001;
                bren = 4'b0000;
            end
            2'b01:begin
                bwen = 4'b0010;
                bren = 4'b0000;
            end
            2'b10:begin
                bwen = 4'b0100;
                bren = 4'b0000;
            end
            2'b11:begin
                bwen = 4'b1000;
                bren = 4'b0000;
            end
        endcase
    end
end
```

```

end else if(Command[2] == `READ)begin//Data_out_enable, Command[1] == `READ
    case(Bank_temp)
        2'b00:begin
            bwen = 4'b0000;
            bren = 4'b0001;
        end
        2'b01:begin
            bwen = 4'b0000;
            bren = 4'b0010;
        end
        2'b10:begin
            bwen = 4'b0000;
            bren = 4'b0100;
        end
        2'b11:begin
            bwen = 4'b0000;
            bren = 4'b1000;
        end
    endcase
end
end

391 blkRam#(.SIZE(mem_sizes), .BIT_WIDTH(DQ_BITS))
392 Bank0(
393     .clk(Sys_clk),
394     .we(bwen[0]),
395     .re(bren[0]),
396     .waddr(Col_brst[9:0]),
397     .raddr(Col_brst[9:0]),
398     .d(bdi[0]),
399     .q(bdq[0])
400 );
401 blkRam#(.SIZE(mem_sizes), .BIT_WIDTH(DQ_BITS))
402 Bank1(
403     .clk(Sys_clk),
404     .we(bwen[1]),
405     .re(bren[1]),
406     .waddr(Col_brst[9:0]),
407     .raddr(Col_brst[9:0]),
408     .d(bdi[1]),
409     .q(bdq[1])
410 );
411 blkRam#(.SIZE(mem_sizes), .BIT_WIDTH(DQ_BITS))
412 Bank2(
413     .clk(Sys_clk),
414     .we(bwen[2]),
415     .re(bren[2]),
416     .waddr(Col_brst[9:0]),
417     .raddr(Col_brst[9:0]),
418     .d(bdi[2]),
419     .q(bdq[2])
420 );
421 blkRam#(.SIZE(mem_sizes), .BIT_WIDTH(DQ_BITS))
422 Bank3(
423     .clk(Sys_clk).

```



```

        {A10_precharge[0], A10_precharge[1]} <= {A10_precharge[1], A10_precharge[2]};
    end

    {Command[0], Command[1]} <= {Command[1], Command[2]};
    {Col_addr[0], Col_addr[1]} <= {Col_addr[1], Col_addr[2]};
    {Bank_addr[0], Bank_addr[1]} <= {Bank_addr[1], Bank_addr[2]};

    {Bank_precharge[0], Bank_precharge[1]} <= {Bank_precharge[1], Bank_precharge[2]};
    {A10_precharge[0], A10_precharge[1]} <= {A10_precharge[1], A10_precharge[2]};
    if(Read_enable)begin//Command[2] == `READ
        Bank_temp <= Ba;//Bank_addr[2]
        Bank_temp_buf <= Bank_temp;
    end else begin
        Bank_temp <= Bank_addr[0];
        Bank_temp_buf <= Bank_temp;
    end
end
end
end

```

▼ Introduce how to modify the linker to load address/data in two different bank

The bank address is specified as add[9:8], which is the Ba in 0x3800 0(Ba)00.

Thus, we allocate 0000~01FF to the code and 0200~03FF to the data.

```

MEMORY
{
    vexriscv_debug : ORIGIN = 0xf00f0000, LENGTH = 0x00000100
    dff : ORIGIN = 0x00000000, LENGTH = 0x00000400
    dff2 : ORIGIN = 0x00000400, LENGTH = 0x00000200
    flash : ORIGIN = 0x10000000, LENGTH = 0x01000000
    mprj : ORIGIN = 0x30000000, LENGTH = 0x00100000
    mm : ORIGIN = 0x38000000, LENGTH = 0x00000200 /* 3800 0000 ~ 3800 01FF (00~01) */
    data : ORIGIN = 0x38000200, LENGTH = 0x00000200 /* 3800 0200 ~ 3800 03FF (10~11) */
    /*gcc : ORIGIN = 0x38000300, LENGTH = 0x00000100 3800 0300 ~ 3800 03FF (11) */
    /*mprjram : ORIGIN = 0x38000000, LENGTH = 0x00400000 */
    hk : ORIGIN = 0x26000000, LENGTH = 0x00100000
    csr : ORIGIN = 0xf0000000, LENGTH = 0x00010000
}

```



```

50     .data :
51     {
52         . = ALIGN(8);
53         _fdata = .;
54         *(.data .data.* .gnu.linkonce.d.*)
55         *(.data1)
56         _gp = ALIGN(16);
57         *(.sdata .sdata.* .gnu.linkonce.s.*)
58         . = ALIGN(8);
59         _edata = .;
60     } > data AT > flash
61
62     .bss :
63     {
64         . = ALIGN(8);
65         _fbss = .;
66         *(.dynsbss)
67         *(.sbss .sbss.* .gnu.linkonce.sb.*)
68         *(.scommon)
69         *(.dynbss)
70         *(.bss .bss.* .gnu.linkonce.b.*)
71         *(COMMON)
72         . = ALIGN(8);
73         _ebss = .;
74         _end = .;
75     } > data AT > flash
76
77     .mprjram :
78     {
79         . = ALIGN(8);
80         _fsram = .;
81         *libgcc.a:(.text .text.*)
82     }
83     } > mm AT > flash
84
85

```

▼ Observe SDRAM access conflicts with SDRAM refresh

- sdram refresh
 - if SDRAM doesn't conduct read or write operation, it would need to enter the refresh state, which is the state 7 in the following waveform.



In the above example, we could find that due to *refresh_ctrl_d* has reached 750, the state first enter the precharge state first, then it enters the refresh state.